

EE-309 PROJECT 1

TEAM MEMBERS

1.SACHIN

MEENA(200070069)

2.ABHIJEET (20D070003)

3.GOHIL UDAY

RAJESHBHAI(20D070030)

4.HIMANSHU

MEENA(20D070038)


ADD/NDU

ADC/ADZ/ NDC/NDZ

S1 R7 → MumA, ALWA
MumD → IR
+1 → AWB
ALWOUT → PC


S5 PC → RFD3
III → RFA3

S2 Ig-6 → RF-A1
RFD1 → T1
Is-3 → RFA2
RFD2 → T2



S3 T1 → AWA
T2 → AWB
ALWOUT → T3
PC → RFD3
III → RFA3


ADL



S6 T1 → AWA
T2 → LS1 → AWB
PC → RFD3
III → RFA3

S4 T3 → RFD3
Iu-9 → RFA3

ADI



S7 T1 → AWA
Imm(6Bbits) → SE → AWB
ALWOUT → T3
PC → RFD3
III → RFA3

LHI

LW

(S1)

(S1)

S8 Imm(9Bite) → LSF → RFD3

S9 I8-6 → RFA1

I11-9 → RFA3

RFD1 → T1

(S5)

I11-9 → RFA2

(S5)

RFD2 → T2

(S4)

S10 T3 → Mum A

Mum D → T1

S11 T1 → RFD3

I11-9 → RFA3

SW

LM

(S1)

(S1)

(S9)

S13 I11-9 → RFA2

(S9)

RFD2 → T2

(S4)

I7-0 → TC

(S4)

S12 T3 → Mum A

S14 T2 → Mum A

T2 → Mum D

Mum D → T1

S15 T1 → RFD3

S16 PE00T1 → TC

PE00T2 → RFA3

T3 → T2

TC → PE

PC → RFD3

RE T2 → AWA

III → RFA3

+1 → AUB

AWOOT → T2 PE00T1 → TC

SM

(S1)

↓

(S8)

↓

S17 TC → PF
PEOUT2 → RFA2
RFD1 → T2

S18 ~~PC → T2~~
T3 → MUM A
T2 → MUM D

S19 T3 → AWA
T1 → ALUB
ALWOUT → T3

S20 ~~T2 → T3~~
PC → RFD3
III → RFA3

JAL

(S1)

↓

S23 PC → RFD3
III → RFA3
R7 → ALW A
Imm(9Bits) → SE → ALWB
ALWOUT → T3

↓

S24 T3 → RFD3
III → RFA3

BEQ

(S1)

↓

S21 I8-6 → RFA1
RFD1 → EQU
III-9 → RFA2
RFD2 → EQU

COM = 1 | COM = 0

S22 R7 → AWA
Imm(6Bits) → SE → ALWB
ALWOUT → PC

↓

(S5)

JLR

(S1)

↓

S25 I8-6 → RFA1
RFD1 → T3
III-9 → RFA3
PC → RFD3

↓

(S24)
T1 → RFD3
III → RFA3

JRI

(S1)

↓

S26 III-9 → RFA2
RFD2 → ALWA
Imm(9Bits) → SE → ALWB
ALWOUT → PC

↓

(S5)

Level 1 Merge States

DATE/...../.....
PAGE

S1 RT → MemA, AWA
MemD → IR
+1 → AWB
ALWOUT → PC

S2 IB-6 → RFA1
RPD1 → T1
IB-3 → RFA2
RPD2 → T2

S3 T1 → AWA
T2 → AWB
ALWOUT → T3
PC → RPD3
III → RFA3

S4 T3 → RPD3
II-9 → RFA3

S5 PC → RPD3
III → RFA3

S6 T1 → AWA
T2 → LS1 → AWB
ALWOUT → T3
PC → RPD3
III → RFA3

S7 T1 → AWA
Imm(6Bits) → SE → AWB
ALWOUT → T3
PC → RPD3
III → RFA3

S8 Imm(9Bits) → LS7 → RPD3
II-9 → RFA3

S9 IB-6 → RFA1
RPD1 → T1, EQU
II-9 → RFA2
RPD2 → T2, EQU, T3

S10 T3 → MemA
MemD → T1

S11 T1 → RPD3
II-9 → RFA3

S12 T3 → MemA
T2 → MemD

S13 T1 → ~~MemA~~ RPD3
PEOUT2 → RFA3
TC → PE
T3 → AWA
+1 → AWB

ALWOUT → T3, PEOU1 → TC

S14 PEOU1 → TC
T2 → T3
PC → RPD3
III → RFA3

S15 TC → PE
PEOUT2 → RPA2
RFD1 → T2, POUT1 → TC

S16 ~~POUT1~~ → TC
T3 → ALUA
t1 → ALUB
ALWOUT → T3

S17 RF → ALUA
Imm(6 Bits) → SE → ALUB
ALWOUT → PC

S18 PC → RFD3
I11-9 → RFA3
RF → ALUA
Imm(9 Bits) → SE → ALUB
ALWOUT → T3

S19 T3 → RFD3
I11 → RFA3

S20 I8-6 → RFA1
RFD1 → T3
I11-9 → RFA3
PC → RFD3

S21 I11-9 → RFA2
RFD2 → ALUA
Imm(9 Bits) → SE → ALUB
ALWOUT → PC

S15

PC \rightarrow RFD3I₁₁₋₉ \rightarrow RFA3R7 \rightarrow ALU AImm (9 Bit) \rightarrow SE \rightarrow ALU BALU OUT \rightarrow T3

DATE
PAGE

\Rightarrow S2 And S9 Both are Merged

S2 I₈₋₆ \rightarrow RFA1RFD1 \rightarrow T1, EQUI₁₁₋₉, I₅₋₃ \rightarrow RFA2

[signal of MUX decides RFA2]

RFD2 \rightarrow T2, EQU, T3

\Rightarrow S14, S5, S19 and ~~S18~~ can be merged

S5 PC \rightarrow RFD3I₁₁ \rightarrow RFA3R7 \rightarrow ALU AImm (9 Bits) \rightarrow SE \rightarrow ALU BALU OUT \rightarrow T3

\Rightarrow S3, S6 And S7 can be Merged

T1 \rightarrow ALU ALSI, SE₆₋₁₆, T2 \rightarrow ALU B

[signal of MUX decides ALU B]

ALU OUT \rightarrow T3PC \rightarrow RFD3I₁₁ \rightarrow RFA3

\Rightarrow S4, S8 and S20 can be Merged

~~S4~~, T3, PC, LSF \rightarrow RFD3

[signal of MUX decides RFD3]

I₁₁₋₉ \rightarrow RFA3I₈₋₆ \rightarrow RFA1RFD1 \rightarrow T3


**

And signals of MUX are decided by op-code and Funcode - code.

Level 2 Merged States

DATE.....
PAGE.....

S1	RF → MemA, AWA MemD → IR +1 → AWB AWOUT → PC	S8	T3 → MemA T2 → MemD
S2	I8-6 → RFA1 RFD1 → T1, EQU I5-3, I11-9 → RFA2 RFD2 → T2, EQU, T3	S9	T1 → RFD3 PEOUT2 → RFA3 TC → PE T3 → AWA +1 → AWB AWOUT → T3 PEOUT1 → TC
S3	T1 → AWA LS1, SE6-16, T2 → AWB AWOUT → T3 PC → RFD3 111 → RFA3	S10	TC → PE PEOUT2 → RFA2 RFD2 → T2 POUT1 → TC
S4	T3, PC, LS7 → RFD3 I11-9 → RFA3 I8-6 → RFA1 RFD1 → T31	S11	T3 → AWA +1 → AWB AWOUT → T3
S5	T3, PC → RFD3 111 → RFA3 RF → AWA Imm (9 Bits) → SE → AWB AWOUT → T3	S12	RF → AWA Imm (6 Bits) → SE → AWB AWOUT → PC
S6	T3 → MemA MemD → T1	S13	I11-9 → RFA2 RFD2 → T2
S7	T1 → RFD3 I11-9 → RFA3	S14	T2 → AWA Imm (9 Bits) → SE → AWB AWOUT → PC
		S15	on previous page




Multiplexers

Total Multiplexers used are 12

	MUX NAME	CONTROL SIGNALS
1	m_a1	S0
2	m_a2	S1
3	m_a3	S2, S3
4	m_d3	S4, S5
5	m_t2	S6
6	m_t1	S7
7	m_tc	S8
8	m_t2_0	S9
9	m_alba	S10, S11
10	m_alob	S12, S13
11	m_t3	S14
12	m-mema	S15

15 control signals for Multiplexers

#	wr-mem	- Memory write signal
	rd-mem	- Memory read signal
	en-t1	- enable deregister t1
	en-t2	- enable deregister t2
	en-t3	- enable deregister t3
	en-pc	- enable deregister pc
	wr-rf	- Register File write signal
	en-tc	- enable deregister TC
	op-sel	- operational - selector for AU
	op-code	- Ir (15 down to 12)
	condition-code	- Ir (11 down to 0)



STATE
TRANSITION
CHART

Instruction Decoders are defined in controlflow in VHDL.

⇒ ADD/NDU

① # S15 = 0



② # S0 = 1, S1 = 1, S7 = 1, S6 = 1



③ # S10 = 0, S11 = 1, S9 = 1, S12 = 0, S13 = 1, S14 = 1, S4 = 0, S5 = 0



Also, if op-code (2-0) = 01, op-sel = '0' for Addition




if op-code (1-0) = 10, op-sel = '1' for AND



⇒ # S4 = 1, S5 = 0, S2 = 1, S3 = 0

⇒ ADC/ADZ/NDZ/NDZ



S4 = 0, S5 = 0
S2 = 0, S3 = 1

⇒ ADL

①



② # S0 = 1, S1 = 1, S7 = 1, S6 = 1



③ # S10 = 0, S11 = 1, S9 = 0, S12 = 0, S13 = 1, S14 = 1



op-sel = '0' for ADDITION



④ # S4 = 1, S5 = 0, S2 = 1, S3 = 0

⇒ ADI

① # $S15 = 0$



② # $S0 = 1, S1 = 1, S7 = 1, S6 = 1$



③ # $S10 = 0, S11 = 1, S12 = 0, S13 = 0, S14 = 1, S4 = 0, S5 = 0$



op-sel = 0

④ # $S4 = 1, S5 = 0, S2 = 1, S3 = 0$

⇒ LHI

① # $S15 = 0$



④ # $S4 = 0, S5 = 1, S2 = 1, S3 = 0$



⑤ # $S4 = 0, S5 = 0, S2 = 0, S3 = 1$

⇒ LW

① # $S15 = 0$



② # $S0 = 1, S7 = 1, S1 = 0, S6 = 1,$



③ # $S10 = 0, S11 = 1, S12 = 0, S13 = 0, S14 = 1, S4 = 0, S5 = 0$




op-sel = 0

⑥ # $S15 = 1$




⑦ # $S4 = 1, S5 = 1, S2 = 1, S3 = 0$


⇒ SW



⇒ LM



⇒ SM



⇒

BEQ

(S1) # S15 = 0



(S2) # S0 = 1, S1 = 0,



COM = 0

(S12)

(S5) S4 = 0, S5 = 0, S2 = 0, S3 = 1



S10 = 0, S11 = 0, S12 = 0, S13 = 0,

(S5)

S4 = 0, S5 = 0, S2 = 0, S3 = 0

⇒

JAL

(S1) # S15 = 0



(S5) # S4 = 0, S5 = 0, S2 = 1, S3 = 0, S10 = 0, S11 = 0, S12 = 1, S13 = 0, S14 = 1



op-sel = 0

(S5)

S4 = 0, S5 = 0, S2 = 1, S3 = 0

⇒

JLR

(S1) # S15 = 0



(S4) # S0 = 1, S1 = 1, S2 = 0, S3 = 0, S4 = 0, S5 = 0



(S5) # S4 = 1, S5 = 1, S2 = 0, S3 = 1

⇒

JRI

(S1) # S15 = 0



(S13) # S1 = 0, S6 = 1



(S14) # S10 = 1, S11 = 1, S12 = 1, S13 = 0,



(S5) # S4 = 0, S5 = 0, S2 = 0, S3 = 1

