

2. Digital Modulation Techniques

2. Digital Modulation and Transmission

Modulation: It is defined as the process by which some characteristics of a carrier are varied in accordance with a modulating s/g.

In digital comms, the modulating s/g consists of binary data or a M-ary encoded version of it. This data is used to modulate a carrier wave (usually sinusoidal) with fixed freq.

- When it is required to Tx digital s/gs on Bandpass channel, amp or freq or phase of sinusoidal carrier is varied in accordance with the incoming digital data.


Since the digital data is in discrete steps, the modulation of bandpass sinusoidal carrier is also done in discrete steps. Due to this reason, this type of modulation (i.e., Digital modulation) is also known as switching or signalling.

- There are 3 basic digital modulation techniques :-

① Amplitude shift keying (ASK) \leftrightarrow analogous to AM

② Phase shift Keying (PSK) \leftrightarrow PM

③ Frequency shift keying (FSK) \leftrightarrow FM




ASK: - Noise interference is more.

1 bit \rightarrow presence of carrier

0 bit \rightarrow absence of carrier

PSK: -
1 bit \rightarrow 0 phase
0 bit \rightarrow π phase

FSK: -
1 bit \rightarrow $f_H \Rightarrow$ time & of 1 cycle
0 bit \rightarrow f_L



Binary sig, $b(t) = 1$ represents $+V$ volts
 $= 0$ represents $-V$ volts

stream of binary digits

$v_{BPSK}(t) = \pm A \cos w_0 t$ or $\sqrt{2P_s} \cos(w_0 t + \phi)$

carrier angular freq $w_0 = 2\pi f_0$ → carrier freq
 where $\phi = 0$ for Txion of 1 bit
 $= \pi$ for Txion of 0 bit

A is amplitude
 P_s is power of sig

$$P_s = \frac{A^2}{2} \Rightarrow A = \sqrt{2P_s}$$

Balanced modulator o/p ($v_{BPSK}(t)$)

$$\begin{aligned} &= \text{product sig} \quad (\text{or}) \\ &= b(t) A \cos w_0 t / \sqrt{2P_s} b(t) \cos w_0 t \end{aligned}$$

$$\left. \begin{aligned} &= \frac{v(t)}{V} A \cos w_0 t \end{aligned} \right\} \text{ to } \left\{ \begin{aligned} &\therefore A = \sqrt{2P_s} \end{aligned} \right\} \quad P_s \rightarrow \text{mean square value of } A \cos w_0 t$$

$$P_s = \frac{1}{T_s} \int_0^{T_s} A^2 \cos^2 w_0 t dt$$

$$= \frac{A^2}{T_s} \int_0^{T_s} \left(\frac{1 + \cos 2w_0 t}{2} \right) dt$$

$$= \frac{A^2}{2T_s} [T_s + 0]$$

$$\left. \begin{aligned} &\therefore v(t) = \pm V \text{ volts} \Rightarrow \frac{v(t)}{V} = \pm \frac{V}{V} = \pm 1 \end{aligned} \right\}$$

$$\therefore b(t) \text{ is '1'} \Rightarrow \phi = 0 \Rightarrow \sqrt{2P_s} \cos w_0 t \quad \left. \begin{aligned} &= A^2 / 2 \end{aligned} \right\}$$

$$\therefore b(t) \text{ is '0'} \Rightarrow \phi = \pi \Rightarrow \sqrt{2P_s} \cos(w_0 t + \pi) \quad \left. \begin{aligned} &= \pm \sqrt{2P_s} \cos w_0 t \end{aligned} \right\}$$

$$\Rightarrow -\sqrt{2P_s} \cos w_0 t \quad \left. \begin{aligned} &= \pm A \cos w_0 t \end{aligned} \right\}$$


At Rxing end :-

$$\text{o/p of square-law device} = \frac{v^2(t)}{V^2} A^2 \cos^2(w_0 t + \theta)$$

$$= \frac{v^2(t)}{V^2} A^2 \left[\frac{1 + \cos 2(w_0 t + \theta)}{2} \right]$$


$$\therefore \text{o/p of BPF} \approx \cos 2(w_0 t + \theta)$$

{ BPF allows band of frequencies




\therefore O/p of frequency divider = $\cos(\omega t + \theta)$
 \therefore Synchronous carrier is generated.

carrier sig $\rightarrow \cos \omega_0 t$



1 bit



'0' bit representation

$$\Rightarrow \text{phase } \phi = 0$$

$$\phi = \pi$$

adv :-

- 1) efficient
- 2) Have high bit rates
- 3) Pe is low i.e., min probability of error

disad :- Hardware design

{ synchronous carrier is to be generated, for recovery of bit }

Notes :-

To modulate a binary PCM sig generate a binary sig

which takes the values $\pm V$ volts over 'i' bit interval.
 The phase of the carrier is '0' for Txion of '1' bit & is π radians for Txion of '0' bit.

The Rxed sig is in the form of $\frac{v(t)}{V} A \cos(\omega_0 t + \theta)$

where θ is phase angle which depends on effective length of the channel.

In BPSK, a synchronous carrier is needed to be generated & applied to a demodulator along with the Rxed sig. An integrate & dump Rxer detects status of incoming each bit by collecting the sample value over each bit interval.

Hence the BPSK Rxer requires hardware to generate a carrier but it provides min. bit error probability.

1 bit \rightarrow phase '0'



0 bit \rightarrow phase 'pi'


Phase diagram for BPSK

→ The data $b(t)$ consists of a bit string in which
 $b(t) = 0\ 0\ 1\ 0\ 1\ 0\ 0\ 1\ 1\ 0\ 1\ 0$
 is to be fixed using BPSK system. Assume bit rate $F_b = f_0$

Then sketch $v_{BPSK}(t)$.


Ans] $b(t) \quad 0\ 0\ 1\ 0\ 1\ 0\ 0\ 1\ 1\ 0\ 1\ 0$
 $v(t) \quad -V \quad -V \quad +V \quad -V \quad +V \quad -V \quad +V \quad +V \quad -V \quad +V \quad -V$

$$v_{BPSK}(t) = \frac{V(t)}{V} \cos \omega_t \text{ where } V(t) = \pm V \text{ volts}$$


'1' bit '0' bit


$$\omega_0 = 2\pi f_0$$

↓ ↓
 carrier carrier
 angular freq.



→ DPSK system : (Differential Phase shift keying)



where $d(t)$ is actual bit sequence

$b(t)$ is modified bit sequence.


$$\begin{cases} \frac{v(t)}{V} = b(t) \\ \Rightarrow \frac{\pm V}{V} = b(t) \\ \Rightarrow b(t) = \pm \sqrt{2} \end{cases}$$

DPSK requires less hardware compared to BPSK [∴ there is no generation of carrier at the end i.e., it avoids carrier at demodulator to detect BPSK sig], but the sig in DPSK is determined on the basis of sig received in 2 bit intervals.

Hence noise in one bit interval causes error in 2-bit determination & hence causes more bit error probability.

At the Rxing end, if the DPSK sequence $b(t)$ is received then by using a logic gate (or) to that of gate used in Txer, the actual bit sequence $d(t)$ can be recovered.


logic-1 : when $d(t) = 1$, there is no change in state of $b(t)$ but when $d(t) = 0$, there is change in state of $b(t)$ during that interval.




$$\Rightarrow \text{if } d(t) = 1; b(t) = b(t - T_b) \\ = 0; b(t) = \overline{b(t - T_b)}$$

logic-2 :

when $d(t) = 1$, there is change in state of $b(t)$, when $d(t) = 0$, there is no change in state of $b(t)$.





→ $d(t)$ can be recovered from DPSK sequence by using 2 methods

① DPSK Rxer

② DEPSK Rxer

③ DEPSK Rxer




fig : Method of recovering data from DPSK s/g

$$\begin{aligned}
 \text{O/P of demodulator} &= \frac{v(t)}{\sqrt{2P_s}} \cos \omega_0 t \cdot \frac{v(t-T_b)}{\sqrt{2P_s}} \cos \omega_0 (t-T_b) \\
 &= b(t) b(t-T_b) P_s [2 \cos \omega_0 t \cos \omega_0 (t-T_b)] \\
 &\quad \left\{ \begin{array}{l} \frac{v(t)}{\sqrt{2P_s}} = b(t) \\ \frac{v(t-T_b)}{\sqrt{2P_s}} = b(t-T_b) \end{array} \right\} \\
 &= b(t) b(t-T_b) P_s [\cos (2\omega_0 t - \omega_0 T_b) + \cos \omega_0 T_b] \\
 &= b(t) b(t-T_b) P_s [\cos 2\omega_0 (t - \frac{T_b}{2}) + \cos \omega_0 T_b] \\
 &= b(t) b(t-T_b) P_s [\cos \omega_0 T_b + \cos 2\omega_0 (t - \frac{T_b}{2})]
 \end{aligned}$$

double freq term suppressed

by o/p integrator

by o/p integrator & select $\omega_0 T_b = 2n\pi$

where n is integer, such that $\cos \omega_0 T_b = 1$ so that s/g will be as large as possible.

$$\left\{ \begin{array}{l} \cos \text{max value} = 1 \\ \cos 0^\circ = 1 \Rightarrow 2n\pi \\ \cos 360^\circ = 1 \end{array} \right.$$

For EX-NOR logic :-

- ① If actual bit Txed, $d(t) = 1$, there is no change in $b(t)$ & phase.

$$v(t) v(t-T_b) = \begin{cases} +1V \times 1V = 1V \\ -1V \times -1V = 1V \end{cases} \quad \begin{array}{l} 1 \text{ bit} \\ (\text{recovered back}) \end{array}$$

- ② If $d(t) = 0$, there is change in $b(t)$

$$v(t) v(t-T_b) = \begin{cases} +1V \times -1V = -1V \\ -1V \times +1V = -1V \end{cases} \quad \begin{array}{l} 0 \text{ bit} \\ (\text{recovered back}) \end{array}$$

- ② DEPSK Rxer :- (Differentially Encoded Phase Shift Keying) :-

It is the 2nd method to recover $d(t)$. DPSK demodulator requires a device which operates at carrier freq & provides a delay T_b . But DEPSK eliminates the need for such a piece of hardware. In this system, synchronous demodulation recovers the sig & decoding of $b(t)$ is done at the base band to generate $d(t)$.




Fig :- Baseband decoder

to obtain $d(t)$ from $b(t)$

The Txer of DEPSK system is same as that of DPSK system but at the Rxing end DEPSK sequence $b(t)$ can be recovered back just like BPSK Rxer. The recovered sig $b(t)$ is then applied to one of the i/p's of


two i/p logic gate which is same as that of logic gate used at Txer & $b(t-T_b)$ is applied to the other i/p of this logic gate such that the actual bit sequence $d(t)$ can be recovered back. Let X-OR logic is used

$b(t)$	1	1	0	0	0	1	0	1	1
$b(t-T_b)$		1	1	0	0	0	1	1	0
$d(t) = b(t) \oplus b(t-T_b)$									
	0	1	0	0	1	0	1	1	0

$b(t)$	1	1	0	0	1	1	0	1	1
$b(t-T_b)$	1	1	0	0	1	1	1	0	1
$d(t) = b(t) \oplus b(t-T_b)$	0	1	0	1	0	0	1	1	0

1-bit errors
2-bit errors

\therefore if one of the bits is wrongly detected due to noise, 2 bits are wrongly recovered. \therefore Bit error is very high in this DPSK which is upto 2-bit extension, but in BPSK there is only 1 bit error.




\rightarrow In a DPSK system, bit string $d(t) = 001010011010$ is Txed, obtain $b(t)$ & show that $d(t)$ can be recovered back

use X-OR logic.

Ani]	$d(t)$	0	0	1	0	1	0	0	1	1	0	1
	$b(t)$	0	0	0	1	1	0	0	0	1	0	0
	$b(t-T_b)$	0	0	0	1	1	0	0	0	1	0	0
	$d(t) = b(t) \oplus b(t-T_b)$	0	0	1	0	1	0	0	1	1	0	1

DPSK sequence
 $b(t) = \sqrt{P_s} e^{j\omega t}$
 $b(t-T_b) = \sqrt{P_s} e^{j\omega(t-T_b)}$
 $= \pm \sqrt{P_s} \cos \omega t$



- In a DEPSK Rxer, the received sequence, $b(t)$ using an X-OR logic is 01101100, then
- Find reconstructed bit sequence.
 - Due to presence of noise, $b(t)$ is recovered as 01111100
then detect $d(t)$ & indicate the bits which are wrongly detected

(a) @ $b(t)$ 0 1 1 0 1 1 0 0
 $b(t-T_b)$ 1 0 1 1 0 1 1 0
 $d(t) = b(t) + b(t-T_b)$
 $d(t) = 1 0 1 1 0 1 0$

(b) $b(t)$ 0 1 1 1 1 1 0 0
 $b(t-T_b)$ 1 0 1 1 1 1 0 0
 $d(t) = b(t) + b(t-T_b)$
 $d(t) = 1 1 0 0 0 0 1 0$
 error bits

