

→ Differential Pulse Code Modulation (DPCM)




fig a) Transmitter

Here,  $\Delta(t)$  is difference sig ;  $\bar{m}(t)$  is approximation of  $m(t)$




fig b) Receiver


Fig : Representation of basic principle of differential PCM

In DPCM, instead of  $m(t)$  we tx difference sig  $\Delta(t)$  so called DPCM. In DPCM, the word length is less than that of PCM system, since for PCM, the base band sig  $m(t)$  lies in the voltage range  $V_H$  &  $V_L$ , but DPCM extends to a narrow range, hence it requires less no. of Quantization levels.


The O/p of difference amplifier can be determined from the sig variations of  $m(t)$  over two successive clock intervals &  $\Delta(t)$  is +ve if  $m(t) > \bar{m}(t)$  &  $\Delta(t)$  is -ve if  $m(t) < \bar{m}(t)$

Hence, the o/p of sampling ckt  $P(t)$  represents


a +ve impulse if  $\Delta(t)$  is +ve & represents a -ve impulse if  $\Delta(t)$  is -ve. By using the knowledge of previous samples, predictor allows to predict with some probability being correct & the range of next increment. Predictor is a sophisticated needed to incorporate the facility for storing past differences system, to incorporate the facility for storing past differences & for carrying out some algorithm to predict the next required increment}.



The approximate sig  $\bar{m}(t)$  should follow the base band sig  $m(t)$ . Then  $P(t)$  represents the base band sig. Since the system is using fixed step size, when the sig variation of  $m(t)$  is higher than step size then  $\bar{m}(t)$  may not follow  $m(t)$ . Hence during that interval  $P(t)$  is not truly representing the base band sig  $m(t)$  in that interval.



Delta modulation is a DPCM scheme, in which the difference sig  $\Delta(t)$  is encoded into just a single bit which provides just for two possibilities, used to increase or decrease the estimate  $\hat{m}(t)$ .



The base band s/g  $m(t)$  & its quantized approximation  $\hat{m}(t)$  are applied as i/p's to comparator which makes a comparison b/w i/p's. The comparator o/p  $A(t)$  is

$$A(t) \text{ is } V_H \text{ when } m(t) > \hat{m}(t) \quad \& \\ V_L \text{ when } m(t) < \hat{m}(t)$$

The Up-down counter increments or decrements its count by 1 at each active edge of the clock (Depending on hardware design of counter, it may be either rising or falling edge of the clock).


When the fixed o/p  $s(t)$  is at level  $V_H$ , the counter counts up & when it is at level  $V_L$ , the counter counts down. The digital o/p of counter is converted to analog quantized approximation  $\hat{m}(t)$  by D/A converter.

There are 2 drawbacks in LDM :-

- ① Slope overloading :- can be avoided by fixing step size at that particular time
- ② Granular noise :- can be reduced by fixing step size.

These two modifications are done in ADM systems by taking continuously varying step size.

① Slope overloading :- When the slope of base band s/g  $m(t)$  is very high when compared to the step size 's' in a narrow rate, then the approximated s/g  $\hat{m}(t)$  may not follow the base band s/g  $m(t)$  as shown in fig. Then the delta modulated o/p may not represent  $m(t)$  & this is called slope overloading which can be reduced by fixing the step size 's' during this interval.



② Granular noise :-

When the sig variation is very small over a wide range, then by reducing step size, approximate sig  $m(k)$  follows  $m(t)$ . The reduction in step size reduces the presence of Granular noise in that range.


Hence by using ADM or CVSDM, the step size 's' can be varied depending upon the sig variations of  $m(t)$  which reduces the effects of both slope overloading & granular noise.

→ Note :- consider a sinusoid of Amplitude 'A' & frequency 'f' having max slope  $= 2\pi f A$ , slope overloading can be avoided

$$\text{If } \frac{s}{T_s} > \left| \frac{d m(t)}{dt} \right|_{\max} \rightarrow Sfs \geq 2\pi f A \rightarrow f_s \geq \frac{2\pi f A}{s}$$

where  $f_s$  is sampling rate  
 $f_s = 1/T_s$ .

## → Adaptive Delta Modulation (ADM) :-



$e(k)$  is error; discrepancy b/w  $m(t)$  &  $\hat{m}(t)$

$\Delta(t)$  is  $v_H$  if  $m(t) > \hat{m}(t)$   
 $v_L$  if  $m(t) < \hat{m}(t)$

$$S(k) = |s(k-1)| e(k) + s_0 e(k-1)$$

$$\approx s_0 \pm s(k-1)$$

where  $s_0 \rightarrow$  step size provided by accumulator  
 $s(k) \rightarrow$  step size generated by processor at  $k^{\text{th}}$  clock edge  
 $s(k-1) \rightarrow$  step size generated by processor at  $(k-1)^{\text{th}}$  clock edge




Fig :- waveforms comparing the response of ADM & LDM

$$\begin{cases} e(k) = +1 & \text{if } m(t) > \hat{m}(t) \\ -1 & \text{if } m(t) < \hat{m}(t) \end{cases}$$

From ① & ② :  $S(k) = s_0 \pm s(k-1)$

case ① :- clock edge At time

$$\begin{aligned} k &\rightarrow t = t_1 \rightarrow e(k) = 1 \\ (k-1) &\rightarrow t = t_0 \rightarrow e(k-1) = 1 \end{aligned} \quad \left. \begin{array}{l} e(k) = 1 \\ e(k-1) = 1 \end{array} \right\} \Rightarrow \text{same directions}$$

$$\therefore S(k) = |s(k-1)| e(k) + s_0 e(k-1)$$

$$= s(k-1)(1) + s_0(1) = [s_0 + s(k-1)] \rightarrow ①$$

case ② :-  $k \rightarrow t = t_3 \rightarrow e(k) = -1$        $\left. \begin{array}{l} e(k) = -1 \\ e(k-1) = 1 \end{array} \right\} \text{opposite directions.}$

$$\therefore S(k) = s(k-1)(-1) + s_0(1) = [s_0 - s(k-1)] \rightarrow ②$$

$\Delta(t)$  is  $v_H$  if  $m(t) > \hat{m}(t)$

$v_L$  if  $m(t) < \hat{m}(t)$

$e(k)$  is error, i.e., discrepancy b/w  $m(t)$  &  $\hat{m}(t)$

To express the algorithm by which the step size is determined, it is convenient to arrange that

$e(k) = +1$  if  $m(t) > \hat{m}(t)$  immediately before  $k^{\text{th}}$  edge  
 $= -1$  if  $m(t) < \hat{m}(t)$  immediately before  $k^{\text{th}}$  edge

At sampling time  $t$ , step size  $s(k)$  is

$$s(k) = |s(k-1)|e(k) + s_0 e(k-1)$$
$$\approx s_0 \pm s(k-1)$$

The processor has an accumulator & at each active edge of the clock waveform generates a step  $s$ , which either increments or decrements by a fixed amount of  $s_0$  where  $s_0$  is the fixed step size provided by accumulator.


The algorithm by which 's' is generated is as follows :-  
In response to the  $k^{\text{th}}$  active clock edge, the processor to start with, generates a step equal in magnitude to the step generated in response to  $(k-1)^{\text{th}}$  clock edge. This step is added to or subtracted from the accumulator as required to move  $\hat{m}(t)$  towards  $m(t)$ .

If the direction of step at clock edge  $k$  is same as at edge  $(k-1)$ , then the processor increases the magnitude of the step by amount  $s_0$ . If the directions are opposite, then the processor decreases the magnitude of step size by  $s_0$ . As the algorithm is carried out, there are clock edges when the total step  $s=0$ . In this case, at the next <sup>clock</sup> edge, the step is  $s_0$  in a direction to move  $\hat{m}(t)$  towards  $m(t)$ . In this way processor increments

or decrements the step size by a fixed amount 'S<sub>o</sub>' volts in order to reduce the effect of slope overloading & granular noise.

Generally on average, over large no. of determinations, 90% of variations results increase in step size by an amount of '2S<sub>o</sub>' & only 1% of total measurements results an increase of '15S<sub>o</sub>'.

→ CVSDM {Continuously Variable Slope Delta Modulation} system



The amplifier has a variable gain i.e., its gain is a fn of voltage applied at its gain-control terminal.

gain-control voltage	Gain
+ve	increases
0	decreases

The characteristics of amplifier are such that when the gain-control voltage is zero, its gain is low & that the gain increases with increasing +ve gain-control voltage.

The resistor - capacitor combination serves as an integrator, the voltage across 'C' being proportional to the integral of  $P(t)$ . The voltage across C is used to control the gain of amplifier. Despite of the polarity of voltage across 'C', a +ve voltage will be applied to the gain-control terminal of the amplifier, since o/p of square law device is always +ve. When the variation of  $m(t)$  is very high, o/p  $P(t)$  is a train of all +ve impulses & when  $m(t)$  is suddenly falling, o/p  $P(t)$  is a train of all -ve impulses. This causes either a +ve or -ve voltage across the capacitor, but the o/p of square law device is always +ve, so that for +ve gain control voltage, the gain of variable-gain amplifier increases. Hence the o/p of amplifier is an impulse of increased strength & when it is integrated causes a step of increased step size. This reduces the effect of slope overloading.

When the sig variations are small, o/p  $P(t)$  is a train of alternate +ve & -ve impulse sequence & when it is accumulated causes zero volts across capacitor. Hence the gain control voltage is zero which decreases the gain of amplifier. Hence the o/p of amplifier is an impulse of reduced strength & when it is integrated, generates a step of reduced step size. This causes a reduction in granular noise.