


→ Duo-binary encoding :-

$$b(k) = d(k) \oplus b(k-1)$$



Truth table for Duo-binary encoder :-

| Adder i/p 1 I ₁ | Adder i/p 2 I ₂ | Adder o/p v _d (k) | Magnitude o/p (inverter i/p) | Inverter o/p d̄(k) |
|-------------------------------|-------------------------------|---------------------------------|---------------------------------|-----------------------|
| voltage | logic | voltage | logic | voltage |
| -1 V | 0 | -1 V | 0 | -2 V |
| -1 V | 0 | +1 V | 1 | 0 V |
| +1 V | -1 V | -1 V | 0 | 0 V |
| +1 V | 1 | +1 V | 1 | +2 V |

From above truth table, $\bar{d}(k) = I_1 \oplus I_2$

$$= b(k) \oplus b(k-1)$$

$$= b(k) \oplus [b(k-1)]$$

From block diagram,

$$b(k) = d(k) \oplus b(k-1) \Rightarrow = [d(k) \oplus b(k-1)] \oplus b(k-1)$$

$$= d(k) \oplus 0$$

$$\Rightarrow \boxed{\bar{d}(k) = d(k)}$$

i.e., $d(k)$ is recovered back.

Let the bit sequence $d(k)$ is having voltage representation

as

| $d(k)$ | |
|---------|-------|
| voltage | logic |
| -1 V | 0 |
| +1 V | 1 |

Hence the o/p of EX-OR gate $b(k)$

makes excursion b/w -1 V & +1 V. Let

I_1 & I_2 are the voltage representations for the bits $b(k)$ & $b(k-1)$ respectively.

The adder adds the i/p voltages I_1 & I_2 & provides o/p voltage $V_{d(k)}$ which makes the values +2 V, 0 V, -2 V & since $V_{d(k)}$ voltage results from the combination of 2 bits, hence it is called Duo-binary encoding.

→ Note :-

$$\text{In AM} \Rightarrow \text{BW} = 2f_m$$

$$\text{FM} \Rightarrow \text{BW} = 2(\beta+1)f_m \quad \left\{ \because \beta = \frac{\Delta f}{f_m} \right\} \Rightarrow \text{as } f_m \uparrow \Rightarrow \text{BW} \uparrow$$
$$= 2\Delta f + 2f_m$$

i.e., irrespective of

modulation technique used as $f_m \uparrow \Rightarrow \text{BW} \uparrow$

Duo binary encoding is a method of

encoding a binary bit stream, which effects

a reduction of max freq. in comparison to max freq. of unencoded

data. Thus, if a carrier is amplitude or freq. modulated by a

duobinary encoded waveform, the BW of modulated waveform

will be smaller than if the unencoded data were used to AM or FM modulate the carrier.

→ Let the original bit sequence (unencoded data), using duo-binary encoding is $d(k) = 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0$. Find $b(k)$ & $v_d(k)$ with initial value of $b(k)$ as 0.

Ans] $d(k) \quad 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0$

$b(k-1) \ 0 \ [1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1] \rightarrow b(k)$

$\therefore b(k) = d(k) \oplus b(k-1)$

$= 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1$

$I_1 [b(k)] \quad 1 \ 1 \ -1 \ -1 \ 1 \ 1 \ -1 \ -1 \ 1 \ 1$

$I_2 [b(k-1)] \quad -1 \ 1 \ 1 \ -1 \ (-1) \ 1 \ 1 \ -1 \ -1$

$v_d(k) \quad 0 \ 2 \ 0 \ -2 \ 0 \ 2 \ 0 \ -2 \ 0 \ 2$

$$v_d(k) = I_1 + I_2 \quad \{ \text{in terms of voltages} \}$$

| (or) | $I_1 [b(k)]$ voltage logic | $I_2 [b(k-1)]$ voltage logic | $v_d(k)$ voltage | addition should be always done in terms of voltages |
|------|-------------------------------|---------------------------------|---------------------|--|
| | 1 V | -1 V | 0 V | |
| | +1 V | +1 V | 2 V | |
| | -1 V | +1 V | 0 V | |
| | +1 V | -1 V | -2 V | |
| | +1 V | -1 V | 0 V | |
| | +1 V | +1 V | +2 V | |
| | -1 V | +1 V | 0 V | |
| | -1 V | -1 V | -2 V | |
| | +1 V | -1 V | 0 V | |
| | +1 V | +1 V | +2 V | |

→ Show how duo-binary decoding is done when if $d(k) = 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1$ is
 a) precoded b) Not precoded.

Ans] a) precoded :- Assuming previous bit as '0'

$$d(k) \quad 0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 1 \\ b(k-1) \quad 0 [0 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0] \rightarrow b(k)$$

$$b(k) \quad -1 \quad +1 \quad -1 \quad +1 \quad +1 \quad -1 \quad -1 \quad +1 \quad -1$$

$$b(k-1) \quad -1 \quad -1 \quad +1 \quad -1 \quad +1 \quad +1 \quad -1 \quad -1 \quad +1$$

$$v_d(k) \quad -2 \quad 0 \quad 0 \quad 0 \quad +2 \quad 0 \quad -2 \quad 0 \quad 0$$

i/p of inverter

$$\text{voltage} \quad +2 \quad 0 \quad 0 \quad 0 \quad +2 \quad 0 \quad +2 \quad 0 \quad 0$$


$$\text{logic} \quad 1 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 0$$

$$\text{o/p of inverter} \quad 0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 1 \quad 1$$

$$\therefore \bar{d}(k) = d(k)$$

b) Not precoded :- (without ex-OR logic)

$$d(k) \quad 0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 1 \\ d(k-1) \quad 0 [0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 1] \rightarrow d(k)$$



$$d(k) \text{ voltage} \quad -1 \quad +1 \quad +1 \quad +1 \quad -1 \quad +1 \quad -1 \quad +1 \quad +1$$

$$d(k-1) \text{ voltage} \quad -1 \quad -1 \quad +1 \quad +1 \quad +1 \quad -1 \quad +1 \quad -1 \quad +1 \\ \hline -2 \quad 0 \quad +2 \quad +2 \quad 0 \quad 0 \quad 0 \quad 0 \quad +2$$

without ex-OR logic we select

$$v_d(k) = +2 \vee (1 \text{ bit})$$

$$= -2 \vee (0 \text{ bit})$$

= 0 \vee (bit is reversed from the previous state)

$$\Rightarrow v_d(k) \quad -2 \quad 0 \quad +2 \quad +2 \quad 0 \quad 0 \quad 0 \quad 0 \quad +2$$

$$\therefore \bar{d}(k) \quad 0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 1$$

reverse state reverse state