


## 2. Digital Modulation Techniques

### 2. Digital Modulation and Transmission


Modulation: It is defined as the process by which some characteristics of a carrier are varied in accordance with a modulating s/g.

In digital comms, the modulating s/g consists of binary data or a M-ary encoded version of it. This data is used to modulate a carrier wave (usually sinusoidal) with fixed freq.

→ When it is required to Tx digital s/g on Bandpass channel, amp or freq or phase of sinusoidal carrier is varied in accordance with the incoming digital data.



Since the digital data is in discrete steps, the modulation of bandpass sinusoidal carrier is also done in discrete steps. Due




to this reason, this type of modulation (i.e., Digital modulation) is also known as switching or signalling.

→ There are 3 basic digital modulation techniques :-

① Amplitude shift keying (ASK)  $\longleftrightarrow$  analogous to AM

② Phase shift keying (PSK)  $\longleftrightarrow$  " " " PM

③ Frequency shift keying (FSK)  $\longleftrightarrow$  " " " FM



Carrier =  $\cos \omega_c t$


ASK :- Noise interference is more.  
1 bit  $\rightarrow$  presence of carrier  
0 bit  $\rightarrow$  absence of carrier

PSK :-  
1 bit  $\rightarrow$  0 phase  
0 bit  $\rightarrow$   $\pi$  phase

FSK :-  
1 bit  $\rightarrow$   $f_H$   $\rightarrow$  time  $\downarrow$  of 1 cycle  
0 bit  $\rightarrow$   $f_L$



# → Binary Phase Shift Keying (BPSK)



Binary sig,  $b(t) = 1$  represents  $+V$  volts  
 $b(t) = 0$  represents  $-V$  volts

stream of binary digits

$$v_{BPSK}(t) = \pm A \cos w_0 t$$

$$\text{or}$$

$$\sqrt{2P_s} \cos(w_0 t + \phi)$$

$\therefore v(t) = \pm V$  volts  
 $b(t) = '1' \text{ or } '0' \text{ bit}$

carrier angular freq  $\omega_0 = 2\pi f_0$  → carrier freq  
 where  $\phi = 0$  for Txion of 1 bit  
 $\phi = \pi$  for Txion of 0 bit

$A$  is amplitude  
 $P_s$  is power of sig

$$P_s = \frac{A^2}{2} \Rightarrow A = \sqrt{2P_s}$$

Balanced modulator o/p ( $v_{BPSK}(t)$ )

= product sig

$$= b(t) A \cos w_0 t \quad \text{or} \quad \sqrt{2P_s} b(t) \cos w_0 t$$

$$= \frac{v(t)}{V} A \cos w_0 t$$

$$\left\{ \because v(t) = \pm V \text{ volts} \Rightarrow \frac{v(t)}{V} = \pm \frac{V}{V} = \pm \right\}$$

$$= \pm A \cos w_0 t \quad \text{or} \quad \sqrt{2P_s} b(t) \cos w_0 t$$

$$\therefore b(t) \text{ is '1'} \Rightarrow \phi = 0 \Rightarrow \sqrt{2P_s} \cos w_0 t \quad \checkmark$$

$$'0' \Rightarrow \phi = \pi \Rightarrow \sqrt{2P_s} \cos(w_0 t + \pi) \quad \checkmark$$

$$\Rightarrow -\sqrt{2P_s} \cos w_0 t \quad \checkmark$$

$$= \frac{A^2}{2} \quad \checkmark$$

$$\Rightarrow \pm \sqrt{2P_s} \cos w_0 t$$

$$\Rightarrow \pm A \cos w_0 t$$


At Rxing end:

o/p of square-law device =  $\frac{v^2(t)}{V^2} A^2 \cos^2(w_0 t + \theta)$

$$= \frac{v^2(t)}{V^2} A^2 \left[ \frac{1 + \cos 2(w_0 t + \theta)}{2} \right]$$

$$\therefore \text{o/p of BPF} \approx \cos 2(w_0 t + \theta)$$

{ BPF allows band of frequency }







$\therefore$  O/p of frequency divider =  $\cos(\omega_c t + \theta)$

$\therefore$  Synchronous carrier is generated.

carrier s/g  $\rightarrow \cos \omega_c t$



'0' bit representation

1 bit  
 $\Rightarrow$  phase  $\phi = 0$

$\phi = \pi$

adv :- 1) efficient

2) Have high bit rates

3)  $P_e$  is low i.e., min probability of error

disad :- Hardware design

{ synchronous carrier  
is to be generated  
for recovery of bits }

Notes :-

To modulate a binary PCM s/g generate a binary s/g

$b(t)$  which takes the values  $\pm V$  volts over '1' bit interval

The phase of the carrier is '0' for Txion of '1' bit &  
is  $\pi$  radians for Txion of '0' bit.

The Rxed s/g is in the form of  $\frac{v(t)}{V} A \cos(\omega_c t + \theta)$

where  $\theta$  is phase angle which depends on effective length of the channel.

In BPSK, a synchronous carrier is needed to be generated & applied to a demodulator along with the Rxed s/g. An integrate & dump Rx detects status of incoming each bit by collecting the sample value over each bit interval.

Hence the BPSK Rx requires hardware to generate a carrier but it provides min. bit error probability.

1 bit  $\rightarrow$  phase '0'  
0 bit  $\rightarrow$  phase ' $\pi$ '



Phase diagram for BPSK



→ The data  $b(t)$  consists of a bit string in which

$b(t) = 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0$

is to be fixed using BPSK system. Assume bit rate  $F_b = f_0$



Then sketch  $V_{BPSK}(t)$ .

Ans]  $b(t)$       0   0   1   0   1   0   0   1   1   0   1   0  
 $V(t)$       -V   -V   +V   -V   +V   -V   -V   +V   +V   -V   +V   -V


$$V_{BPSK}(t) = \frac{V(t)}{V} \cos \omega_0 t \quad \text{where } V(t) = \pm V \text{ volts}$$

$$\omega_0 = 2\pi f_0$$

↓  
carrier angular freq.  
↓  
carrier freq.



→ DPSK system :: (Differential Phase shift Keying) ::



$$V_{DPSK}(t) = b(t) \sqrt{2P_s} \cos \omega_0 t$$

$$= \pm \sqrt{2P_s} \cos \omega_0 t$$

where  $d(t)$  is actual bit sequence  
 $b(t)$  is modified bit sequence.


$$\begin{cases} \frac{V(t)}{V} = b(t) \\ \Rightarrow \frac{\pm V}{V} = b(t) \\ \Rightarrow b(t) = \pm \checkmark \end{cases}$$

DPSK requires less hardware compared to BPSK [∵ there is no generation of carrier at the end i.e., it avoids carrier at demodulator to detect BPSK s/g], but the s/g in DPSK is determined on the basis of s/g fixed in 2 bit intervals. Hence noise in one bit interval causes error in 2-bit determination & hence causes more bit error probability.



At the Rx end, if the DPSK sequence  $b(t)$  is received then by using a logic gate less to that of gate used in Txer, the actual bit sequence  $d(t)$  can be recovered.

logic-1 :- when  $d(t) = 1$ , there is no change in state of  $b(t)$  but when  $d(t) = 0$ , there is change in state of  $b(t)$  during that interval.



i/p		o/p
$d(t)$	$b(t-T_b)$	$b(t)$
0	0	1
0	1	0
1	0	0


$\therefore$  **Ex-NOR logic** is used.

$\Rightarrow$  if  $d(t) = 1$ ;  $b(t) = b(t-T_b)$   
 $= 0$ ;  $b(t) = \overline{b(t-T_b)}$

logic-2 :-

when  $d(t) = 1$ , there is change in state of  $b(t)$  when


$d(t) = 0$ , there is no change in state of  $b(t)$



i/p		o/p
$d(t)$	$b(t-T_b)$	$b(t)$
0	0	0
0	1	1
1	0	0
1	1	0

**EX-OR logic** is used





→ d(t) can be recovered from DPSK sequence by using 2 methods :-

① DPSK Rxen :-

① DPSK Rxen

② DEPSK Rxen




fig: Method of recovering data from DPSK s/g

$$\text{o/p of demodulator} = \frac{v(t)}{V} \sqrt{2P_s} \cos \omega_0 t \cdot \frac{v(t-T_b)}{V} \sqrt{2P_s} \cos \omega_0 (t-T_b)$$

$$= b(t) b(t-T_b) P_s 2 \cos \omega_0 t \cos \omega_0 (t-T_b)$$

$$= b(t) b(t-T_b) P_s \left[ \cos (2\omega_0 t - \omega_0 T_b) + \cos \omega_0 T_b \right]$$

$$\left\{ \begin{array}{l} \frac{v(t)}{V} = b(t) \\ \frac{v(t-T_b)}{V} = b(t-T_b) \end{array} \right\}$$

$$= b(t) b(t-T_b) P_s \left[ \cos 2\omega_0 \left( t - \frac{T_b}{2} \right) + \cos \omega_0 T_b \right]$$

$$= \underbrace{b(t) b(t-T_b) P_s \cos \omega_0 T_b}_{\text{required o/p s/g}} + \underbrace{b(t) b(t-T_b) P_s \cos 2\omega_0 \left( t - \frac{T_b}{2} \right)}_{\text{double freq term suppressed by o/p integrator}}$$

The double freq term is suppressed

by o/p integrator & select  $\omega_0 T_b = 2n\pi$

where n is integer, such that  $\cos \omega_0 T_b = 1$  so that s/g will

be as large as possible.

$$\left\{ \begin{array}{l} \cos \text{ max value} = 1 \\ \cos 0^\circ = 1 \\ \text{or} \\ \cos 360^\circ = 1 = 2n\pi \end{array} \right\}$$



For EX-NOR logic :-

① If actual bit  $T_{xed}$ ,  $d(t) = 1$ , there is no change in  $b(t)$  & phase

$$\begin{aligned} v(t) v(t-T_b) &= +1V \times +1V = +1V \\ &\quad -1V \times -1V = +1V \end{aligned} \left. \vphantom{\begin{aligned} v(t) v(t-T_b) &= +1V \times +1V = +1V \\ &\quad -1V \times -1V = +1V \end{aligned}} \right\} \begin{array}{l} 1 \text{ bit} \\ \text{(recovered back)} \end{array}$$

② If  $d(t) = 0$ , there is change in  $b(t)$

$$\begin{aligned} v(t) v(t-T_b) &= +1V \times -1V = -1V \\ &\quad -1V \times +1V = -1V \end{aligned} \left. \vphantom{\begin{aligned} v(t) v(t-T_b) &= +1V \times -1V = -1V \\ &\quad -1V \times +1V = -1V \end{aligned}} \right\} \begin{array}{l} 0 \text{ bit} \\ \text{(recovered back)} \end{array}$$

② DEPSK Rxer :- (Differentially Encoded Phase Shift Keying) :-

It is the 2<sup>nd</sup> method to recover  $d(t)$ . DPSK demodulator requires a device which operates at carrier freq & provides a delay  $T_b$ . But DEPSK eliminates the need for such a piece of hardware. In this system, synchronous demodulation recovers the s/g & decoding of  $b(t)$  is done at the base band to generate  $d(t)$ .




Fig :- Baseband decoder to obtain  $d(t)$  from  $b(t)$

The Txer of DEPSK system is same as that of DPSK system but at the Rxing end DEPSK sequence  $b(t)$  can be recovered back just like BPSK Rxer. The recovered s/g  $b(t)$  is then applied to one of the i/p's of

two i/p logic gate which is same as that of logic gate used at Txer &  $b(t-T_b)$  is applied to the other i/p of this logic gate such that the actual bit sequence  $d(t)$  can be recovered back. Let X-OR logic is used


$b(t)$	1	1	0	0	0	1	1	0	1	1	1	0
$b(t-T_b)$		1	1	0	0	1	1	0	1	1	1	0
$d(t) = b(t) \oplus b(t-T_b)$		0	1	0	0	1	0	1	1	0	0	0



$b(t)$	1	1	0	0	1	1	0	1	1
$b(t-T_b)$		1	1	0	0	1	1	0	1
$d(t) = b(t) \oplus b(t-T_b)$	0	1	0	1	0	0	1	1	0

1-bit error
2-bit errors

$\therefore$  if one of the bits is wrongly detected due to noise, 2 bits are wrongly recovered.  $\therefore$  Bit error is very high in this DPSK which is upto 2-bit extension, but in BPSK there is only 1 bit error.



$\rightarrow$  In a DPSK system, bit string  $d(t) = 001010011010$  is used, obtain  $b(t)$  & show that  $d(t)$  can be recovered back using X-OR logic.


Ans]

$d(t)$	0	0	1	0	1	0	0	1	1	0	1	0
$b(t)$	0	0	0	1	1	0	0	0	1	0	1	1
$b(t-T_b)$		0	0	0	1	1	0	0	0	1	0	1

DPSK sequence

$$b(t) \sqrt{2P_s} \cos \omega_c t$$

$$= \pm \sqrt{2P_s} \cos \omega_c t$$





In a DEPSK Rx, the received sequence, 0 1 1 0 1 1 0 0, then  
 → Let  $b(t)$  using an X-OR logic is

- Find reconstructed bit sequence.
- Due to presence of noise,  $b(t)$  is recovered as 01111100 then detect  $d(t)$  & indicate the bits which are wrongly detected

①  $b(t)$

0	1	1	0	1	1	0	0
<hr/>							
0	1	1	0	1	1	0	0
<hr/>							
1	0	1	1	0	1	0	0

$d(t) = b(t) \oplus b(t-T_b)$

②  $b(t)$

0	1	1	1	1	1	0	0
<hr/>							
0	1	1	1	1	1	0	0
<hr/>							
1	0	0	0	0	0	1	0

error bits