Printed Pages: 02				Sub	Subject Code: REC301				
	Paper		Roll No.	Trage			T		
	B TECH (SEM-III) THEORY EXAMINATION, 2018-19								
DIGITAL LOGIC DESIGN									
	Time: 3 Hours Note: Be precise in your answer. In case of numerical problem assume data wherever not provided.								
	Line in the second		ECTION-A						
		Attempt all of the following ques	tions:			(2	×7=1	4)	
		What is modulus of a counter?	1 150	1886) V 1		1571			
 (b) How many flip flops are required to design Mod-5 Ring counter and Mod-5 Johnson counter? (c) Determine the value of base x, if: (193)_x = (623)₈ (d) Write the advantage of Gray code over the straight binary number sequence. (e) What do you mean by fan-out and fan-in? 							count	er?	
		Define cyclic codes.							
	(g)	What is race around condition?	CULON D						
SECTION-B 2. Attempt any three of the following questions: $(7\times3=21)$									
		Minimize the following Boolean funct				(1)	3 = 2	1)	
	(4)	$F(A, B, C, D) = \sum (3,4,5,7,9,13, 14,15)$				3			
	(b)	Minimize the following using Quine-	McCluskey method:						
	(-)	$F(A, B, C, D) = \sum (0,1,9,15,24,29)$	$(30) + \sum d(8, 11, 31)$						-
		Write short notes on priority encoder. Implement the following Boolean fund	etion : Cal					9	l
	(u)	$F(A, B, C, D) = \sum_{i=1}^{n} (0, 1, 3, 4, 7, 8, 9)$					G	5	
		(i) 4:1 MUX					(0)		
	()	(ii) 2:1 MUX							
	(e)	Design Binary code to Gray code con				951			
SECTION – C 3. Attempt any one of the following questions: $(7 \times 1 =$							<1 = 7	,	
	(a)	(i) Draw a BCD adder circuit and expl	ain its working.		6	(1)	1-/	,	
		(ii) Convert the SR Flip Flop to JK Fli	p Flop.		5			4	
	(b)	What do you mean by shift register? V	What is the need of shif	t register	? Draw	and exp	olain		
		bidirectional shift register.							
	4.	Attempt any one of following que	etions	J.		(7)	1 - 7	,	
		(i) Design a modulo-4 UP/DOWN cou				(//	$\langle 1=7 \rangle$)	
		(ii) Design a ripple decade counter usi		•					
	(b)	(i) What is critical race and non-critic							
		(ii) Describe the hazards in digital circ		noved? D	esign a	hazard	s free		
		circuit of the following Boolean functi $F(A, B, C) = \sum m(1, 2, 1)$							
		I (II, B, C) Ziii (I, 2,	3,3)						
	5.	Attempt any one of following que	estions:			(7>	1 = 7)	
	(a)	(i) Describe the circuit and performance	ce of CMOS inverter ar	nd state t	he chara	acteristi	cs of		
		CMOS.			4				
	· (b)	(ii) Differentiate between PLA and PA	L. Realize the full add	er circuit	using I	PAL.			
	(0)	(i) Discuss the concept of field programmable gate array (FPGA). Discuss the various structures of FPGA.							
		(ii) Tabulate the truth table for 8×4 RC	M that implements the	e Boolear	n function	on:			
		$A(x, y, z) = \sum (1, 2, 4, 6)$	7.		*				
		B $(x, y, z) = \sum_{x \in X} (0, 1, 6, 7)$							
	e * *	$C(x, y, z) = \sum (2, 6)$ $D(x, y, z) = \sum (1, 2, 3, 5, 7)$							
		- (-, J, -) _ (1, 2, 2, J, I)							

6. Attempt any one of following questions:

 $(7 \times 1 = 7)$

(a) An asynchronous sequential logic circuit is described by the following excitation and output function

$$y = X_1X2 + (X1 + X2) Y$$


 $Z = y$

- (i) Draw the logic diagram of the circuit.
- (ii) Derive the transition table and output map
- (iii) Describe the behavior of the circuit.
- (b) (i) The code 101101010 is received, correct any errors. There are four parity bits and odd parity is used.
 - (ii) Draw a full subtractor circuit using NAND gate.

7. Attempt any one of following questions:

 $(7 \times 1 = 7)$

(a) Drive the state table and state diagram for the Sequential circuit shown in fig.



(b) Draw the reduced state table and reduced state diagram for the state table given below:

