Printed pages: 02 Paper Id: 1 1 0 3 0 2 Roll No. BTECH (SEM III) THEORY EXAMINATION 2018-19 COMPUTER ORGANIZATION AND ARCHITECTURE Time: 3 Hours Total Marks: 70 Note: 1. Attempt all Sections. If require any missing data; then choose suitably. SECTION A 1. Attempt all questions in brief. 2 x7 = 14 a. What do you understand by Locality of Reference? b. Which of the following architecture is/are not suitable for realizing SIMD? c. What is the difference between RAM and DRAM? d. What are the difference between Horizontal and vertical micro codes? e. Describe cycle stealing in DMA. f. List three types of control signals. g. Define the role of MIMD in computer architecture.		
BTECH (SEM III) THEORY EXAMINATION 2018-19 COMPUTER ORGANIZATION AND ARCHITECTURE Time: 3 Hours Total Marks: 70 Note: 1. Attempt all Sections. If require any missing data; then choose suitably. SECTION A 1. Attempt all questions in brief. a. What do you understand by Locality of Reference? b. Which of the following architecture is/are not suitable for realizing SIMD? c. What is the difference between RAM and DRAM? d. What are the difference between Horizontal and vertical micro codes? e. Describe cycle stealing in DMA. f. List three types of control signals. g. Define the role of MIMD in computer architecture.	Printed pages: 02	Sub Code: RCS302
(SEM III) THEORY EXAMINATION 2018-19 COMPUTER ORGANIZATION AND ARCHITECTURE Time: 3 Hours Total Marks: 70 Note: 1. Attempt all Sections. If require any missing data; then choose suitably. SECTION A 1. Attempt all questions in brief. 2 x7 = 14 a. What do you understand by Locality of Reference? b. Which of the following architecture is/are not suitable for realizing SIMD? c. What is the difference between RAM and DRAM? d. What are the difference between Horizontal and vertical micro codes? e. Describe cycle stealing in DMA. f. List three types of control signals. g. Define the role of MIMD in computer architecture.	Paper Id: 1 1 0 3 0 2 Roll No.	
section A 1. Attempt all questions in brief. 2 x7 = 14 a. What do you understand by Locality of Reference? b. Which of the following architecture is/are not suitable for realizing SIMD? c. What is the difference between RAM and DRAM? d. What are the difference between Horizontal and vertical micro codes? . e. Describe cycle stealing in DMA. f. List three types of control signals. g. Define the role of MIMD in computer architecture.	(SEM III) THEORY EXAMINATION AN	D ARCHITECTURE
a. What do you understand by Locality of Reference? b. Which of the following architecture is/are not suitable for realizing SIMD? c. What is the difference between RAM and DRAM? d. What are the difference between Horizontal and vertical micro codes? e. Describe cycle stealing in DMA. f. List three types of control signals. g. Define the role of MIMD in computer architecture.	Note: 1. Attempt all Sections. If require any missin	ng data; then choose suitably.
 a. What do you understand by Locality of Reference? b. Which of the following architecture is/are not suitable for realizing SIMD? c. What is the difference between RAM and DRAM? d. What are the difference between Horizontal and vertical micro codes? e. Describe cycle stealing in DMA. f. List three types of control signals. g. Define the role of MIMD in computer architecture. 	SECTION A	The may saw saw through
 a. What do you understand by Locality of Reference? b. Which of the following architecture is/are not suitable for realizing SIMD? c. What is the difference between RAM and DRAM? d. What are the difference between Horizontal and vertical micro codes? e. Describe cycle stealing in DMA. f. List three types of control signals. g. Define the role of MIMD in computer architecture. 	1. Attempt all questions in brief	$2 \times 7 = 14$
	 a. What do you understand by Locality of Reference b. Which of the following architecture is/are not succeed. d. What is the difference between RAM and DRAM d. What are the difference between Horizontal and e. Describe cycle stealing in DMA. f. List three types of control signals. 	nce? uitable for realizing SIMD? M? vertical micro codes?.
2. Attempt any three of the following: $7 \times 3 = 21$	CY	7x3=01
 a. Evaluate the arithmetic statement X = (A+B)*(C+D) using a general register compute with three address, two address and one address instruction format a program to evaluate the expression. b. Perform the division process of 00001111 by 0011(use a dividend of 8 bits). c. A two way set associative cache memory uses blocks of 4 words. The cache can accommodate a total of 2048 words from memory. The main memory size is 128K X 32. i. Formulate all pertinent information required to construct the cache memory. ii. What is the size of cache memory? d. What is associative memory? Explain with the help of a block diagram. Also mention the situation in which associative memory can be effective utilized. e. A Computer uses a memory unit with 256K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers and an address part. (i) How many bits are there in the operation code, the register code part and the address part? (ii) Draw the instruction word format and indicate the number of bits in each part. 	with three address, two address and one addrevaluate the expression. b. Perform the division process of 00001111 by 00 c. A two way set associative cache memory uses be accommodate a total of 2048 words from memorial 28K X 32. i. Formulate all pertinent information received. What is the size of cache memory? d. What is associative memory? Explain with the hast the situation in which associative memory can be e. A Computer uses a memory unit with 256K wor instruction code is stored in one word of memory indirect bit, an operation code, a register code para an address part. (i) How many bits are there in the operation code, part?	of 11 (use a dividend of 8 bits). locks of 4 words. The cache can bry. The main memory size is quired to construct the cache memory. The possible of a block diagram. Also mention be effective utilized. The instruction has four parts: an art to specify one of 64 registers and the register code part and the address
(iii) How many bits are there in the data and address inputs of the memory?		가는 보통 가게 하는 경우 있다면 보고 보는 것이다. 그리고 있는데 그렇게 보고 있는데 그리고 있는데 그리고 있는데 그리고 있다. 그리고 있는데 그리고 있는데 그리고 있는데 그리고 있다. 그리고 있

3. Attempt any one part of the following:

 $7 \times 1 = 10$

- (a) Write short notes on:
 - (i) Instruction pipeline.
 - (ii) DMA based data transfer.
- (b) Explain the difference between vectored and non-vectored interrupt. Explain stating examples of each.

4. Attempt any one part of the following:

7x 1 = 10

- (a) Draw the flow chart of Booth's Algorithm for multiplication and show the multiplication process using Booth's Algorithm for (-7) X (+3).
- (b) Write short notes on:
 - (i) Amdahl's Law
 - (ii) Pipelining

5. Attempt any one part of the following:

 $7 \times 1 = 10$

- (a) What is a microprogram sequencer? With block diagram, explain the working of microprogram sequencer.
- (b) Draw a flowchart for adding and subtracting two fixed point binary numbers where negative numbers are signed 1's complement presentation.
- 6. Attempt any one part of the following:

 $7 \times 1 = 10$

- (a) Give the block diagram of DMA controller. Why are the read and write control lines in a DMA controller bidirectional?
- (b) Explain all the phases of instruction evele.
- 7. Attempt any one part of the following:

 $7 \times 1 = 10$

(a) Explain the basic concept of Hardwired and Software control unit with neat diagrams.

(b)	List wine	10	2	3	4	5	6
	S1	X	C. The Lat	u Librar (fi	ation by	A SIGN	X
	S2	· D	X			X	X PCI
	S3	2,	10000	X	ay Maria	01:	
	S4		100	January Ta	X	C	1
	S5	- 1,00 to 10,00 to 10	X	January Car	26) *	X

For the following Reservation table:

- i. Calculate the set of the forbidden latencies and collision vector.
- ii. Draw a state diagram, showing all possible initial sequences (cycles) without a collision in the pipeline.
- iii. Simple cycles (SC)
- iv. Greedy cycles among simple the cycles
- v. MAL (minimum average latency)
- vi. What is the minimum allowed constant cycles
- vii. Maxi. Throughput
- viii. Throughput if the minimum constant cycle is used.