

# QCLA4 / QCLA5 Eureka 10FG LA-8861P REV 0.2 Schematic


Intel Processor (Ivy Bridge) / PCH(Panther Point) 2012-02-09 Rev 0.2


Security Classification	Coi	mpal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Cavar Daga		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY I	NEW	Cover Page		Rev		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTRANS CONFIDENTIALS AND TRADE SCREET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PROPERTY OF COMPATION OF THE CONTRANS CONFIDENTIAL CONTRANS CONTR							0.2
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITHOU	IT PRIOR WRITTEN CONSE	NT OF COMPAL ELECTRONICS, INC.	Date:	Tuesday, February 14, 2012 Sheet 1 of	58	








Security Classification	Compal Secret Data				Compal Electronics, Inc.		]
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Danier Tree		1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL				Size	Power Tree	Rev	ł
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT THE INFORMATION IT CONTAINS MAY BE LISTED BY OR DISCI ORSE TO ANY THIRD PASTY WITHOUT PRIOR WITHER COMPETENT OF COMPAL HE FETRONICS INC.					QCLA4 LA-8861P M/B	0.2	ı





























### GEX PCIF LANE REVERSAL PCIE\_GTX\_C\_CRX\_P[0..15] <7> PCIE\_CTX\_C\_GRX\_P[0..15] <7> PCIE CTX C GRX P[0..15] PCIE\_GTX\_C\_CRX\_N[0..15] <7> <7> PCIE CTX C GRX N[0..15] Close to UV1 PCIE CTX C GRX P15 AA38 PCIE CTX C GRX N15 Y37 PCIE RX0P PCIE CTX C GRX P14 Y35 PCIE CTX C GRX N14 W36 PCIE\_RX1P W33 PCIE GTX CRX P14 0.1U 0402 16V7K 2 1 CV45 W32 PCIE GTX CRX N14 0.1U 0402 16V7K 2 1 CV46 PCIE GTX C CRX P13 PCIE GTX C CRX N13 PCIE\_CTX\_C\_GRX\_P13 W38 PCIE\_CTX\_C\_GRX\_N13 V37\_ PCIE\_RX2P PCIE\_RX2N PCIE\_CTX\_C\_GRX\_P12 V35 PCIE\_CTX\_C\_GRX\_N12 U36 PCIE\_RX3P PCIE\_RX3N PCIE GTX C CRX P12 PCIE\_RX4P PCIE\_TX4F PCIE RX4N R36 PCIE\_RX5P PCIE\_RX5N $\overline{\Omega}$ P37 PCIE\_RX6P PCIE TX6 ¥ PCIE RX6N PCIE\_TX6N PCIE GTX C CRX P8 R PCIE\_RX7P PCIE\_RX7N PCIE\_TX7N PCIE GTX C CRX P7 N38 M37 PCIE\_RX8P PCIE\_RX8N S S PCIE\_GTX\_C\_CRX\_P6 PCIE\_GTX\_C\_CRX\_N6 PCIF RX9F PCIE\_RX9N PCIE\_TX9N K37 PCIE\_RX10P PCIE\_RX10N PCIE\_TX10P 꼮 PCIE RX11N PCIE TX11N $\triangleright$ PCIE\_RX12P PCIE\_RX12N PCIE\_TX12N H35 G36 PCIE\_RX13P PCIE\_RX13N PCIF RX14P PCIE\_RX15P PCIE\_RX15N Chelsea Only CLOCK <27> CLK\_PCIE\_VGA CLK\_PCIE\_VGA AB35 <27> CLK\_PCIE\_VGA# CLK\_PCIE\_VGA# AA36 PCIE\_REFCLKP -0 +1.0VGS RV198 CH@ 1.69K 0402\_1% \_\_\_\_\_ Thames/seymour Only CALIBRATION Y30 1.27K 0402 1%1 TH@ 2 RV63 PCIE\_CALR Y29 2K 0402 1% 1 TH@ 2 RV65 +1.0VGS 1 2 AH16 RV64 1K 0402 5% PWRGOOD PCIE CALRN <30> PLTRST\_VGA# PERSTB Install 2K for Thames/Seymour THAMES XT M2 TH@ Pull down 100k in P30 RV65 1K\_0402\_1% CH@


# LVDS Interface





THAMES XT M2 TH@






















	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0[5:1]	11	0 0 1	NC	8.45k	2k
PS_1[5:1]	11	000	NC	NC	4.75k
PS_2[5:1]	0 0	000	680 nF	NC	4.75k
PS_3[5:1]	11	000	NC	NC	4.75k







Modify VRAM Straps different from AMD platform (Because BIOS team want to Common VBIOS, Seperate VRAM Straps could be easily control VRAM if AMD & Intel have different VRAM turning setting)



### CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE


MLPS Bit	STRAPS	Conventional Pin Strap Equivalent	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
PS_0[3:1]	ROMIDCFG(2:0)	GPIO[13:11]	Memory aperture size select 256MB: 0 0 1	0 0 1
PS_0[4]	N/A	GENLK_VSYNC	Must be 1 at rest. (Chelsea PRO)	1
PS_1[1]	STRAP_BIF_ GEN3_EN_A	GPIO2	PCIE Gen3 capability 0: 2.5GT/s 1: 5GT/s	0
PS_1[2]	STRAP_BIF_ CLK_PM_EN	GPIO8	PCIE clock power management capability.	0
PS_1[3]	N/A	GENLK_CLK	Must be 0 at rest. (Chelsea PRO)	0
PS_1[4]	TX_PWRS_ENB	GPI00	PCIE full TX output swing 0: Half swing 1: Full swing	1
PS_1[5]	TX_DEEMPH_EN	GPIO1	0: Disable PCIE transmitter de-emphsis enable 1: Enable	1
PS_2[1] PS_2[2]	N/A	N/A	Reserved	N/A
PS_2[3]	BIOS_ROM_EN	GPIO_22_ROMCSB	0: Disable Enable external BIOS ROM 1: Enable	0
PS_2[4]	VGA DIS	GPIO9	0: Enable VGA disable 1: Disable	0
PS_2[5] PS_3[3:1]	N/A	N/A	Reserved	N/A
PS_0[5] PS_3[4] PS_3[5]	AUD_PORT_CONN _PINSTRAP[0]  AUD_PORT_CONN _PINSTRAP[1]  AUD_PORT_CONN _PINSTRAP[2]	N/A	Audio-capable display outputs 0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	111
AUD[1] AUD[0]	HSYNC VSYNC		AUD[1] AUD[0] 0 1 No audio function 0 1 Na udio function 1 1 Audio for DisplayPort and HDMI if dongle is detected 10 Audio for DisplayPort only 11 Audio for both DisplayPort and HDMI	0 0


# AMD RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT I NSTALL

RESISTOR. IF THESE GPIOS ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET


GPIO21 H2SYNC GENERICC GPIO2 GPIO8


Security Classification	ion Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	ATI STRAP PINS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RE				ENTIAL	ATI_STRAFFINS		
AND TRADE SECRET INFO	DRMATION. THIS SHEET MAY NOT BE TR	RSUZE	Document Number		Rev		
DEPARTMENT EXCEPT AS	DEPARTMENT EXCEPT AS AUTHORIZED BY COMPACELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS						
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSEN	NT OF COMPAL ELECTRONICS, INC.	Date:	Tuesday February 14 2012   Sheet 22 of	58	-








Security Classification	Con	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	CRT		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF					Document Number		Rev
DEPARTMENT EXCEPT AS		CS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS		QCLA4 LA-8861P M/B		0.2
WAT BE OSED BY OR DISC	LOSED TO ANT THIRD PARTY WITHOUT	FRIOR WIGHTEN CONSE	TO COMPAL ELECTRONICS, INC.	Date:	Tuesday, February 14, 2012 Sheet 24	of 58	





















2/9: Add for ESD request

Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	HDMI Conn.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDEN AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R							Rev
DEPARTMENT EXCEPT AS		CS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS		QCLA4 LA-8861P M/B		0.2
MAT BE USED BY OR DISC	LUSED TO ANT THIRD PARTY WITHOUT	PRIOR WRITTEN CONSE	IT OF COMPAL ELECTRONICS, INC.	Date:	Tuesday February 14, 2012 Sheet 25 of	58	












Security Classification	Com	pal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCH_CRT/LVDS/HDMI		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PORMATION. THIS SHEET MAY NOT BE TR	TUAL I	Occument Number		Rev		
DEPARTMENT EXCEPT AS	S AUTHORIZED BY COMPAL ELECTRONIC	CS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS	Custon		ſ	0.2
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSE	NT OF COMPAL ELECTRONICS, INC.	Date:	Tuesday February 14, 2012   Sheet 29 of	58	










## PCH Power Rail Table Refer to PCH EDS R1.0


Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	N/A
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccCLKDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04





								JI
Security Classification	Compal Secret Data				Compal Electronics, Inc.			
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCH POWER-1			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF TRADE  Document Number    Document Number   Document Numb								
DEPARTMENT EXCEPT AS		CS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS		QCLA4 LA-000 IP W/B		Rev 0.2	




























Place the PAD under DDR DIMM.





## KEYBOARD CONN.





Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Debug/KB		
AND TRADE SECRET INFOR		FERED FROM THE CUSTOR	CONICS, INC. AND CONTAINS CONFIDENTIAL DY OF THE COMPETENT DIVISION OF R&D	Size	Debug/NB Document Number QCLA4 LA-8861P M/B		Rev 0.2
	OSED TO ANY THIRD PARTY WITHOUT PR		COMPALELECTRONICS INC.	Date:	Tuesday, February 14, 2012 Sheet 42 of	58	_

























Security Classification	Com	pal Secret Data				Compal Elec	ctron	ics	, Inc.	
Issued Date	2009/01/23	Deciphered Date	2012/12/31		Title	PWR-1.8VS	Р		•	
DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PRO RMATION. THIS SHEET MAY NOT BE TRAN AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT P	, INC. NEITHER THIS SHEE	T NOR THE INFORMATION IT	CONTAINS	Size	SAMSUNG				Rev 0.2
					Date:	Tuesday, February 14, 2012 S	Sheet	50	of f	58














Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2011/08/16	Deciphered Date	2012/08/15	Title	WDDCID		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PRO	OPERTY OF COMPAL ELEC	TRONICS, INC. AND CONTAINS CONFIDENTIA	Size	+VDDCIP Document Number	Re	ev
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT F	S, INC. NEITHER THIS SHEE	T NOR THE INFORMATION IT CONTAINS		QCLA4 LA-8861P M/B		0.2
METT DE GOLD D'I OIT DIGO	COOLD TO THE THIRD I THE THIRD I THE	THOR THURSDAY	OF COMM FIE ELECTRICITION, 1110.	Doto	Tuesday Eshruary 14 2012 Sheet 56 of	E0	

1.	2011/09/29	P51-PWR_+3VALWP/+5VALWP
2.	2011/09/29	P53-PWR +1.05VS VCCP/+16V
3.	2011/09/29	P54-PWR_+VCCSAP/1.8VSP
4.	2011/09/29	P57-PWR +CPU CORE DECOUPLI
5.	2011/09/29	P53-PWR +1.05VS VCCP/+16V
6.	2011/09/29	P49-PWR BATTERY CONN / OTP
7.	2011/09/29	P57-PWR +CPU CORE DECOUPLI
8.	2011/09/29	P57-PWR +CPU CORE DECOUPLI
10.	2011/09/29	P57-PWR +CPU CORE DECOUPLI
11.	2011/09/29	P57-PWR +CPU CORE DECOUPLI
12.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI
13.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI
14.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI
15.	2011/09/29	P57-PWR +CPU CORE DECOUPLI
16.	2011/09/29	P57-PWR +CPU CORE DECOUPLI
17.	2011/09/29	P49-PWR BATTERY CONN / OTP
18.	2011/09/29	P58-PWR VGA CORE
19.	2011/09/29	P51-PWR +3VALWP/+5VALWP
20.	2011/09/29	P58-PWR VGA CORE
21.	2011/09/29	P49-PWR_BATTERY CONN / OTP
22.	2011/09/29	P51-PWR_+3VALWP/+5VALWP

	Change PU330 to RT8205L
SP	Change PU400 to RT8237C
	Change PU450 to SY8037B
NG	Change HMOS to MDV1525
SP	Change HMOS to MDV1525
	Change PD5,PD6 to SCA00001G00
NG	Change PR589 from 348 to 8.06k
NG	Change PR590 from 3.65k to 806
NG	Change PC574 from 680P to 0.033u
NG	Change PC577 from 4700P to 0.033u
NG	Change PR548 from 1.21k to 8.06k
NG	Change PR550 from 10.7k to 806
NG	Change PC547 from 680P to 0.033u
NG	Change PC551 from 4700P to 0.033u
NG	Add snubber and boost resistor
	Add PR22 120k,PR27 100k, PR32 0 Ohm
	Remove PC803, PC804 add PC806 47u
	Change PC360 to SE000006R80
	Change PC702 to SE00000H180
	Add PR17 14k, PR33 0 Ohm
	Add PR373 0 Ohm
	Auu FN3/3 U OIIII

Change source Change source Change source Change source Change source ESD team request FAE suggestion FAE suggestion FAE suggestion FAE suggestion FAE suggestion FAE suggestion
FAE suggestion
FAE suggestion
FAE suggestion
For 3x3 H-MOS solution For 120W adapter protect(9012) For Nvidia suggestion Change source Change source
For CPU temperature protect(9012) For 3/5 V always power on(9012)

Compal Electronics, Inc. Security Classification Compal Secret Data 2011/11/11 2012/12/31 Issued Date Deciphered Date Power PIR THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Size Document Number Custom Rev 0.2 QFKAA

Sheet

## HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST REVISION CHANGE: 0.1 TO 0.2

## NO DATE PAGE MODIFICATION LIST

21. 02/09 37 Add D99,D100 on LAN signal

22. 02/09 35 Add R1000~R1003 between JODD and J

23. 02/09 08 Reserve DRAMRST CNTRL EC to QC3

24. 02/09 41 Reserve DRAMRST CNTRL EC to EC pin

1. 02/01 16 Remove PX MODE and BACO components 2. 02/01 18 Remove PX EN and RV125 3. 02/01 12 Change RD9.2 to GND 4. 02/01 13 Change RD15.1 to +3VS 5. 02/01 26 Stuff BIOS 2M ROM:UH4,RH267,RH269, 6. 02/01 27 Change JTP footprint to ACES 50504 7. 02/01 40 Add JMIC ACES 50271-0020N-001 2P 8. 02/01 36 Change JWLAN footprint to ACES 889 9. 02/01 38 Remove INT MIC from JCRIO.1 10. 02/01 37 Reserve PJ31 from +3VALW PCH to +3 11. 02/06 38 Swap LR9 12. 02/06 36 Add UM5,RM21;Reserve RM19,PJ33,Lin 13. 02/06 43 Connect AOAC WLAN PWR EN# to EC pi 14. 02/06 38 Change JCRIO.1 netname to NBA PLUG 15, 02/06 40 Remove CA64 and add RA32,RA33 to I 16. 02/09 37 Add TL1 on UL1.37 17. 02/09 31 Change UH1.T7 from HDMI HPD to CHP 18. 02/09 24 Delete T66 and link CHP3 SERDBG to 19. 02/09 10 Remove CC58 19. 02/09 25 Add D94,D95,D96 on HDMI signal 20. 02/09 24 DEL D3~D5 and add D97,D98 on CRT s

CH100.RH271.RH69.CH21 -0120N-001 12P 11-5204 52P V LAN k AOAC WLAN PWR EN# to +3V WLAN n38; Connect WLAN RST# to EC pin91 and change JCRIO.2 to MIC SENSE ink SENSE A to UA1.13

3 SERDBG and add RH216 PH 1Kohm JCRT.4

ignal

ODDB

**PURPOSE** 

No support PX4.0 by K99's request No support PX4.0 by K99's request Correct the DDR SPD address Correct the DDR SPD address For win8 common design Follow connector list From K99's request to change AMIC Follow connector list From K99's request to change AMIC To save power consumption For layout smoothly For WLAN ON/OFF feature For WLAN ON/OFF feature Remove AMic solution on sub/B Remove AMic solution on sub/B Reserved from vendor's suggestion For Serial POST debugger feature For Serial POST debugger feature To prevent from short with thermal For ESD request For ESD request For ESD request Reserve for reducing SATA signal refle Reserved for DS3 feature Reserved for DS3 feature

ction

Sheet 58 of 58

Compal Electronics, Inc. Security Classification Compal Secret Data 2012/12/31 Issued Date Deciphered Date HW-PIR THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPRETENT DIVISION OF BRIDE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WITHTEN CONSENT OF COMPALE TREORISC, INC. Rev 0.2

## www.s-manuals.com