(c) 2026 Uie_Team | AMD FPGA Innovation Design Competition

ONE FRAME. TWO TRUTHS.

A full-hardware video node on Zynq-7020

多源视频同帧对照处理系统

Team: Uie_Team · Member: Wang Xu (王旭)

Advisors: Tan Huisheng (谭会生), Liang Jiaojiao (梁娇娇)

湖南工业大学
HUNAN UNIVERSITY OF TECHNOLOGY


AMD
ZYNQ-7020



RK-ZYNQ7020-F V1.0
xc7z020clg484-2 · 1 GbE

INTRODUCTION

Remote video nodes usually have one Ethernet cable and no PC. The operator must know whether the frame arrived, whether processing took effect, and how old the picture is. This node answers all three from one frame: 512x300 RGB565 enters RGMII, is reassembled and committed to DDR only after three gates, then read back once for both panes. The left pane is the original; the right pane is the same frame after geometry and a fixed 15-cycle effect chain. The seam is a per-pixel decision, not two screenshots.




Same 512x300 frame · seam 50/50 · right pane 0 deg + Sobel

Key technical issues addressed:

1. 1 GbE UDP: offset reassembly; commit = bytes + 300 rows + no bad packet.
2. Same-frame A/B: one coordinate stream, one row map, 15-cycle chain.
3. Telemetry: aborts, rows_max, gaps, pane_bad; drop 1/100 reddens it.

SYSTEM ARCHITECTURE



RGMII -> UDP -> DDR ping-pong -> geometry -> effects -> A/B seam -> HDMI

CREATIVE DESIGN

THREE-GATE COMMIT

A frame is committed only when 307200 bytes arrived, all 300 source rows were written, and no packet failed. Otherwise the last good frame stays on screen and aborts + rows_max expose the reason.

SAME-FRAME A/B

The original tap is delay-aligned to the 15-cycle processed path; both panes share one coordinate stream and one row map. The seam is a per-pixel select; rotation or stacked effects cannot make the panes disagree.

RESULT

RGMII -> HDMI entirely in PL; PS only control, SD playback and serial status. 1024x600 at 59.5 Hz; 74 Mb/s payload on 1 GbE; PL-internal latency 2-16 ms.

Setup WNS	1.341 ns · 0 failing endpoints
Hold WHS	0.025 ns · positive margin
BRAM	70.0% · 98 / 140 tiles
8.05 s stream	241 frames · 29.95 fps
UART battery	105 commands · PASS
QSPI cold boot	DONE / EOS · no CRC error
Fault inject (C/L/R)	22.0 / 0 / 18.9 fps · PASS
LUT / FF / DSP	28.13 / 8.55 / 8.64 %

OBSERVABILITY

UART link gives stall and gap_min/max; the 1 Hz PL UDP beacon gives frames, packets, aborts, rows_max, pane_bad and latency. Both read the same counters.

CONCLUSION / NEXT

One frame, two panes, one wire-readable account. Next: close RGMII TX hold margin; larger device for higher resolution.

AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. Zynq is a trademark of AMD. All other trademarks are the property of their respective owners.

AMD