

[CAO]

Smart
Top

1) component

Input unit → Take input from user.

Output unit → Visualise input from user.


CPU → ALU → Arithmetic & logical operation
(Brain of CU) → control operations / instruction
computer system by user.
Memory unit → store.

Input unit :- Keyboard, mouse, scanner.

Output :- Printer, speaker, monitor.

Register is a memory unit of the
Smallest

- 1) Primary memory → volatile, temporary memory,
- 2) Secondary memory → Non-volatile, permanent.



CU :-

Architecture → tells us about flow.

ISA → (Instruction set architecture).

② Addressing mode :-


Higher level language → python, C, C++

Assembly level language → (middle languages)

Machine level language → (Binary)

→	MOU 02, A
	MOU 03, B
	ADD A, B

Instruction set Architecture
↓ ↓
command collection organised (structure)




Register types 8086 → 16 bit.
processor

+) OP code → Operation code.

Operands → Register.

Registers types:-

- 1) General purpose register
(16 bits)
- AX → Accumulator.
- BX → Base register
- CX → Code Register
- DX → Data Register.



Addition :-

$$\begin{array}{r} a=8 \\ b=4 \\ \hline c=a+b \end{array} \quad \begin{array}{r} 1000 \\ 100 \\ \hline 1100 \end{array}$$

MOU AH # 08 → Assigning values directly

MOU AL # 04 → ↳ immediate address

ADD AH, AL → ADD register mode addressing

mode

(when two register are used).

(II) Special purpose register :-

1) Stack :- First come last out

2) Queue :- First come first out.

Instruction likhne ka tarika

OP code / Mode / operand

Addressing Modes :- (Way to write instruction)

1) Immediate addressing mode :- For directly assigning values

Eg: MOV AH, # 20H

 | → [20H | 0001H]

MOV AL, # 10H

 | → [10H | 0002H]

	0000H
AH	0001H
AL	0002H
	!
	!
	FFFH

2) Register addressing mode :- when two registers are used. (Register to register data transfer)

Eg:- ADD AH, AL

20 + 10
30

Value is stored in - AH

3) Register indirect mode :- where we get the address (address of instruction) of the register and then value gets stored.

MOV AX, (R)

 | → [20H | 0003H]


4) Direct addressing mode: - Location ke jiskas fetch the value.

MOV Ax, 2000 H
Address

5) Indirect addressing mode: - Location ka location

MOV Ax, (2000 H)

* Instruction cycle (This cycle continues till the user keeps giving input.)
Fetch instruction



Eg: - ADD Ax, Bx

ADD 02, 03
010 011
101

- 1) CISC & RISC are processor
- 2) They are architecture

* Cisc and Risc Architecture.

1) Risc → Reduce instruction set Computer

2) Cisc → complex instruction set computer

Risc :-

1) ~~full~~ Reduce instruction set computer.

2) Reduce instruction set computer.

computer processor, a microprocessor architecture with a simple collection of and highly customise set of instruction.

It is built to minise the instruction execution time by optimising and limiting no. of instruction. It means each instruction cycle requires only one clock cycle, and each cycle contains three parameters, Fetch, decode and execute.

Eg:- SUN's Sparc, power PC, microchip PIC, ~~pentium~~, RISC-II

Features of RISC processor.

- 1) One cycle execution time
- 2) Pipelining technique.
- 3) A large no. of registers.

(Register to Register) → Data Transfer

CISC :- 1) Complex instruction set computer,
developed by the intel.

- It has a large no. of complex instruction that range from simple to very complex and specialise in the assembly level language, which takes a long time to execute the instruction. So,
(approaches)

So, CISC approaches reducing the no. of instruction on each program and ignoring the no. of cycle per instruction

It emphasises to build complex instruction directly in the hardware. (hardware is always faster than software).

However, CISC chips are relatively slower as compared to RISC chips but, use little instruction than RISC

Eg:- ~~VAX~~, Intel x86, System 360, VAX, AMD

(Memory to Memory) → Instruction Data Transfer

* CISC & RISC

- 1) Data Transfer
- 2) Pipelining
- 3) Addressing modes.

(Memory to Memory)

Eg: ETS C RISC

ADD AX, BX

LOAD AX

LOAD BX

MOU AX, #02

MOU BX, #03

ADD AX, BX

* 2's complement.

$$-3 \rightarrow$$

$$3 \rightarrow 0011$$

$$1^{\text{st}} \text{ complement} \rightarrow 1100$$

$$2^{\text{nd}} \text{ complement} \rightarrow 1100$$

+1

$$\underline{1101}$$

$$-3 \rightarrow 1101$$

2) -7

$$7 = 0111$$

$$1^{\text{st}} \text{ complement} \rightarrow 1000$$

$$2^{\text{nd}} \text{ complement} \rightarrow 1000$$

+1

$$\underline{1001}$$

$$-7 \rightarrow 1001$$

* Booth's Algo

ASR → Arithmetic shift right

$$-5 \times 4$$

M Q

Start

$$AC = 0000$$

Q = multiplier

$$Q_1 = 0$$


Count = n

$$AC \quad Q \quad Q-1 \quad Op^n$$

$$0000 \quad 0100 \quad 0$$

$$0000 \quad 0010 \quad 0$$

ASR



$$\begin{array}{cccc}
 & Q & Q-1 & Op^n \\
 AC & 0000 & 0100 & 0 \\
 D & 0000 & 0010 & \underline{-} \\
 & 0000 & & 0 \\
 & \hline & & 0
 \end{array}$$

ASR
ASR

$$\begin{array}{cccc}
 & 0000 & 0000 & ASR \\
 27 & 0000 & 0001 & \\
 D & 0000 & 0001 & \underline{-} \\
 & 0000 & & 0 \\
 & \hline & & 0
 \end{array}$$

$$\begin{array}{cccc}
 & 0000 & 0001 & \\
 3) & 0000 & 0001 & 0 \\
 & 0101 & 0001 & \underline{-} \\
 & 0001 & & 0 \\
 & \hline & & 0
 \end{array}$$

$AC = AC - M$

Q. $(-7) \times 3 =$

Solⁿ $\Rightarrow M = -7$
 $7 = 0111$

1's complement = 1000

2's complement = 1000

$$+ 1$$

$$\hline$$

$$1001$$

$-M = 0110$ (1's complement)


$$= 0110$$

$$+ 1$$

$$\hline 0111$$

(2's complement)

* Do ASR after AC



AC	Q	Q-1	Operation
1) 0000 1111 1000	0011 1111 0001	0 1 1	$AC = AC - M$ $= 0000 + 0111$ $= 0111$
2) 1100 1100	0001 0000	1 1	
3) 1100 0101 0010	0000 0000 1000	1 1 0	$AC = AC + M$ 1100 $+ 1001$ \hline 0101

1st method :-

AC	Q	Q-1	Operation
0000 20000	0011	0 1	$AC = AC - M$
1) 0000 0111 0011	0011 0011 01001	0 0 1	$AC = AC - M$ ASR ASR
2) 0011 0001	1001 1100	1 1	ASR $AC = M +$
3) 1010 1101	1100 0110	1 0	$AC = AC + M$ ASR
4) 1110	1011	0	

$$Q \begin{pmatrix} (3) \\ M \end{pmatrix} \times \begin{pmatrix} (-2) \\ Q \end{pmatrix}$$

$$Q = -2$$

$$2 = 0010$$

$$-2 = 1101 \quad (1^{\text{st}} \text{ complement})$$

$$\begin{array}{r} +1 \\ \hline 1110 \end{array} \quad (2^{\text{nd}} \text{ complement})$$

$$M = 0011$$

$$-M = 1100$$

$$+1$$

$$\begin{array}{r} 1101 \\ \hline \end{array}$$

AC	Q	Q-1	Operation
0000	1110	0000	ASR
0000	0111	0	

2) $\begin{array}{r} 0000 \quad 0111 \\ \hline 0 \end{array} \quad AC = AC - M$
 $0000 + 1101$
 $\equiv 1101$

3) $\begin{array}{r} 1101 \quad 0111 \\ 1110 \quad 1011 \\ \hline 0 \end{array} \quad ASR$

3) $\begin{array}{r} 1110 \quad 1011 \\ 1111 \quad 0101 \\ \hline 1 \end{array} \quad ASR$

4) $\begin{array}{r} 1111 \quad 0101 \\ 1111 \quad 1010 \\ \hline 1 \end{array} \quad ASR$

7×3
M Q

$$\begin{array}{l|l} M = 0111 & -M = 1000 \\ AC = 0000 & \\ Q = 0011 & \\ Q = 0 & \end{array} \quad \begin{array}{r} +1 \\ \hline 1001 \end{array}$$

AC

Q

Q-L

operation

1) $\begin{array}{l} 0000 \\ 1001 \\ \hline 1100 \end{array}$ $\begin{array}{l} 0111 \\ 0011 \\ \hline 1001 \end{array}$ $\begin{array}{l} 0 \\ 0 \\ 1 \\ \hline 1 \end{array}$ $AC = AC - M$

ASR

2) $\begin{array}{l} 1100 \\ 1110 \\ \hline 0010 \end{array}$ $\begin{array}{l} 1001 \\ 0100 \\ \hline 1001 \end{array}$ $\begin{array}{l} 1 \\ 1 \\ \hline 0 \end{array}$ ASR

3) $\begin{array}{l} 1110 \\ 0101 \\ \hline 0010 \end{array}$ $\begin{array}{l} 0100 \\ 0100 \\ \hline 0000 \end{array}$ $\begin{array}{l} 1 \\ 1 \\ 0 \\ \hline 0 \end{array}$ $AC = AC + M$

ASR

4) $\begin{array}{l} 0010 \\ 0001 \\ \hline 0001 \end{array}$ $\begin{array}{l} 1010 \\ 0101 \\ \hline 0101 \end{array}$ $\begin{array}{l} 0 \\ 0 \\ \hline 0 \end{array}$ ASR

$$Q \quad 6 \times (-2) = \\ M \quad Q$$

$$M = 0110$$

$$-M = 1001 \\ +1 \\ \hline 1010$$

$$Q = 1010$$

$$-Q = 1101 \\ +1 \\ \hline 1110$$

AC Q Q_{-L} Op^n_L

$$\textcircled{1}) \begin{array}{cccc} 0000 & 1110 & 0 & ASR \\ 0000 & 0111 & 0 & \end{array}$$

$$\textcircled{2}) \begin{array}{cccc} 0000 & 0111 & 0 & AC \neq AC - M \\ 1010 & 0111 & 0 & ASR \\ \hookrightarrow 101 & 0011 & 1 & \end{array}$$

$$\textcircled{3}) \begin{array}{cccc} 1101 & 0011 & 1 & ASR \\ \hookrightarrow 110 & 1001 & 1 & \end{array}$$

$$\textcircled{4}) \begin{array}{cccc} 1111 & 0100 & 1 & \end{array}$$

* Floating point addition

$$\Rightarrow 0.75 + (-0.625)$$

sols 0000.75 (4-bit representation)

$$0.75 \times 2 = 1.5 \Rightarrow 1$$

$$0.5 \times 2 = 1 \Rightarrow 1$$

$$0 \times 2 = 0 \Rightarrow 0$$

$$0 \times 2 = 0 \Rightarrow 0$$

0000.1100

0.625:

$$0.625 \times 2 = 1.25 \Rightarrow 1$$

$$0.25 \times 2 = 0.5 \Rightarrow 0$$

$$0.5 \times 2 = 1 \Rightarrow 1$$

$$0 \times 2 = 0 \Rightarrow 0$$

0000.625 \Rightarrow 0.1010

- 0.625 \Rightarrow 0000.1010 (1's complement)

0.0101 1111.0101 (2's complement)

- 0.625 \Rightarrow 00110 - + L complement

$$\begin{array}{r} 0000.1100 \\ + 0000.1100 \\ \hline 01010 \end{array}$$

$$\begin{array}{r} 0000.1100 \\ + 0000.1100 \\ \hline 0000.0000 \end{array}$$

0000.0010

$$2) 0.82 + (-0.525)$$

$$\text{sol} \rightarrow 0.82 \times 2 = 1.64 \Rightarrow 1$$

$$0.64 \times 2 = 1.28 \Rightarrow 1$$

$$0.28 \times 2 = 0.56 \Rightarrow 0$$

$$0.56 \times 2 = 1.12 \Rightarrow 1$$

0000.1100

$$0.525 \times 2 = 1.05 \Rightarrow 1$$

$$0.05 \times 2 = 0.1 \Rightarrow 0$$

$$0.1 \times 2 = 0.2 \Rightarrow 0$$

$$0.2 \times 2 = 0.4 \Rightarrow 0$$

0000.1000

1111.1110 (1's)

+ 1111.1000 (2's)

0000.1101

+ 1111.1000

—————

0000.0101

0000.0101

IEEE standard single & double precision
format :-

IEEE standard for floating point arithmetic (IEEE 7504) is a technical standard for floating point computation which was established in 1985 by institute of electrical and electronic engineers. The standard address many problem found in the diverse floating point implementations that made them difficult to use reliably and reduce the probability.

IEEE std. 7504 is the most common floating pt. representation ^{for} real number on computers including intel based PCs, macs and unique platforms.