void advance pc (SWORD offset) PC = nPC;nPC += offset; signed instructions can generate an overflow exception and unsigned instructions can not.

General purpose registers (GPRs) are indicated with a dollar sign (\$). The words SWORD and UWORD refer to 32-bit signed and 32-bit unsigned data types, respectively.

encoding indicate "don't care" bits which are not considered when an instruction is being decoded.

1. execute the instruction at *PC*

ANDI -- Bitwise and immediate

BEQ -- Branch on equal

andi \$t, \$s, imm

beq \$s, \$t, offset

bgez \$s, offset

bgezal \$s, offset

BGTZ -- Branch on greater than zero

bgtz \$s, offset

blez \$s, offset

BLTZ -- Branch on less than zero

bltz \$s, offset

bltzal \$s, offset

bne \$s, \$t, offset

div \$s, \$t

divu \$s, \$t

j target

jal target

ir \$s

JAL -- Jump and link

JR -- Jump register

Description: Jumps to the calculated address

DIVU -- Divide unsigned

BNE -- Branch on not equal

Description: Branches if the register is greater than zero

BLEZ -- Branch on less than or equal to zero

Description: Branches if the register is less than zero

BLTZAL -- Branch on less than zero and link

Description: Branches if the two registers are not equal

Description: Branches if the register is less than or equal to zero

Operation:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Syntax:

Syntax:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Operation:

Syntax:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

J -- *Jump*

Operation:

Encoding:

Encoding:

Operation:

Encoding:

instruction.

Operation:

Encoding:

Description:

Operation:

Encoding:

Description:

Operation:

Encoding:

Operation:

Operation:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Syntax:

Syntax:

Encoding:

Operation:

Encoding:

Operation:

Encoding:

Syntax:

||Syntax:

SW -- Store word

Syntax:

Syntax:

SUB -- **Subtract**

Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

SLL -- Shift left logical

Syntax:

SB -- Store byte

Syntax:

Syntax:

OR -- Bitwise or

Syntax:

NOOP -- no operation

Syntax:

MULT -- *Multiply*

Syntax:

Syntax:

Syntax:

LW -- Load word

MFHI -- Move from HI

MFLO -- Move from LO

mfhi \$d

mflo \$d

mult \$s, \$t

Operation: $\|$LO = $s * $t; advance_pc (4);$

multu \$s, \$t

Description: Performs no operation.

noop

advance_pc (4);

 $\|\$d = \$s \mid \$t; advance_pc (4);$

 $t = s \mid imm; advance pc (4);$

 $d = t << h; advance_pc (4);$

 $\| d = t << s; advance_pc (4);$

or \$d, \$s, \$t

ori \$t, \$s, imm

sb \$t, offset(\$s)

sll \$d, \$t, h

SLLV -- Shift left logical variable

sllv \$d, \$t, \$s

SLT -- Set on less than (signed)

slt \$d, \$s, \$t

slti \$t, \$s, imm

sltiu \$t, \$s, imm

SLTU -- Set on less than unsigned

sltu \$d, \$s, \$t

sra \$d, \$t, h

srl \$d, \$t, h

SRLV -- Shift right logical variable

srlv \$d, \$t, \$s

sub \$d, \$s, \$t

subu \$d, \$s, \$t

sw \$t, offset(\$s)

Description: Generates a software interrupt.

SYSCALL -- System call

Operation: advance_pc (4);

syscall

XOR -- Bitwise exclusive or

0000 00--

xor \$d, \$s, \$t

XORI -- Bitwise exclusive or immediate

xori \$t, \$s, imm

Updated on September 10, 1998

SUBU -- Subtract unsigned

 $d = t >> h; advance_pc (4);$

 $\| d = t >> h; advance_pc (4);$

 $\| d = t >> s; advance_pc (4);$

d = s - t; advance_pc (4);

 $\| d = s - t; advance_pc (4);$

||Encoding: ||0000 00-- ---t tttt dddd dhhh hh00 0011

SRA -- Shift right arithmetic

SRL -- Shift right logical

SLTI -- Set on less than immediate (signed)

SLTIU -- Set on less than immediate unsigned

ORI -- Bitwise or immediate

MULTU -- Multiply unsigned

Syntax:

Syntax:

LB -- Load byte

Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

DIV -- Divide

||Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

Syntax:

 $\|$ \$t = \$s $\overline{$ & imm; advance pc (4);

Description: Branches if the two registers are equal

BGEZ -- Branch on greater than or equal to zero

0011 00ss ssst tttt iiii iiii iiii iiii

0001 00ss ssst tttt iiii iiii iiii iiii

0000 01ss sss0 0001 iiii iiii iiii iiii

0000 01ss sss1 0001 iiii iiii iiii iiii

0001 11ss sss0 0000 iiii iiii iiii iiii

0001 10ss sss0 0000 iiii iiii iiii iiii

0000 01ss sss0 0000 iiii iiii iiii iiii

0000 01ss sss1 0000 iiii iiii iiii iiii

0001 01ss ssst tttt iiii iiii iiii iiii

 $||$LO = $s / $t; $HI = $s \% $t; advance_pc (4);$

 $SLO = s_f / t; HI = s_f % t; advance_pc (4);$

0000 00ss ssst tttt 0000 0000 0001 1011

PC = nPC; nPC = (PC & 0xf0000000) | (target << 2);

Description: Jumps to the calculated address and stores the return address in \$31

0000 11ii iiii iiii iiii iiii iiii

0000 00ss sss0 0000 0000 0000 0000 1000

Description: A byte is loaded into a register from the specified address.

1000 00ss ssst tttt iiii iiii iiii iiii

0011 11-- ---t tttt iiii iiii iiii iiii

Description: A word is loaded into a register from the specified address.

1000 11ss ssst tttt iiii iiii iiii iiii

Description: The contents of register HI are moved to the specified register.

0000 0000 0000 0000 dddd d000 0001 0000

Description: The contents of register LO are moved to the specified register.

0000 0000 0000 0000 dddd d000 0001 0010

0000 00ss ssst tttt 0000 0000 0001 1000

0000 00ss ssst tttt 0000 0000 0001 1001

0000 0000 0000 0000 0000 0000 0000

Description: Bitwise logical ors two registers and stores the result in a register

0000 00ss ssst tttt dddd d000 0010 0101

0011 01ss ssst tttt iiii iiii iiii iiii

 $MEM[\$s + offset] = (0xff \& \$t); advance_pc (4);$

1010 00ss ssst tttt iiii iiii iiii iiii

0000 00ss ssst tttt dddd dhhh hh00 0000

0000 00ss ssst tttt dddd d--- --00 0100

Description: If \$s is less than \$t, \$d is set to one. It gets zero otherwise.

0000 00ss ssst tttt dddd d000 0010 1010

Description: If \$s is less than immediate, \$t is set to one. It gets zero otherwise.

0010 10ss ssst tttt iiii iiii iiii iiii

0010 11ss ssst tttt iiii iiii iiii iiii

Description: If \$s is less than \$t, \$d is set to one. It gets zero otherwise.

0000 00ss ssst tttt dddd d000 0010 1011

0000 00-- ---t tttt dddd dhhh hh00 0010

0000 00ss ssst tttt dddd d000 0000 0110

0000 00ss ssst tttt dddd d000 0010 0010

0000 00ss ssst tttt dddd d000 0010 0011

1010 11ss ssst tttt iiii iiii iiii iiii

The syscall instruction is described in more detail on the **System Calls** page.

Description: Exclusive ors two registers and stores the result in a register

0000 00ss ssst tttt dddd d--- --10 0110

0011 10ss ssst tttt iiii iiii iiii iiii

Description: Bitwise exclusive ors a register and an immediate value and stores the result in a register

 $\| d = s^ \$t; advance_pc (4);$

 $t = s ^ imm; advance pc (4);$

Description: Subtracts two registers and stores the result in a register

Description: Subtracts two registers and stores the result in a register

Description: The contents of \$t is stored at the specified address.

MEM[\$s + offset] = \$t; advance pc (4);

if s < t = 1; advance pc (4); else d = 0; advance pc (4);

 $\|if \$s < imm \$t = 1;$ advance_pc (4); else \$t = 0; advance_pc (4);

Description: If \$s is less than the unsigned immediate, \$t is set to one. It gets zero otherwise.

if s < mm = 1; advance_pc (4); else t = 0; advance_pc (4);

 $\|\text{if } \$s < \$t \$d = 1; \text{ advance_pc (4); else } \$d = 0; \text{ advance_pc (4);} \|$

The least significant byte of \$t is stored at the specified address.

Bitwise ors a register and an immediate value and stores the result in a register

Description: Shifts a register value left by the shift amount listed in the instruction and places the result in a third register. Zeroes are shifted in.

Description: Shifts a register value left by the value in a second register and places the result in a third register. Zeroes are shifted in.

Description: Shifts a register value right by the shift amount (shamt) and places the value in the destination register. The sign bit is shifted in.

Description: Shifts a register value right by the shift amount (shamt) and places the value in the destination register. Zeroes are shifted in.

Description: Shifts a register value right by the amount specified in \$s and places the value in the destination register. Zeroes are shifted in.

Note: The encoding for a NOOP represents the instruction SLL \$0, \$0, 0 which has no side effects. In fact, nearly every instruction that has \$0 as its destination register will have no side effect and can thus be considered a NOOP

 $t = MEM[s + offset]; advance_pc (4);$

 $t = MEM[s + offset]; advance_pc (4);$

t = (imm << 16); advance pc (4);

Description: Jump to the address contained in register \$s

||PC = nPC; nPC = \$s;

lb \$t, offset(\$s)

LUI -- Load upper immediate

lui \$t, imm

lw \$t, offset(\$s)

\$d = \$HI; advance pc (4);

 $d = LO; advance_pc (4);$

Description: Multiplies \$s by \$t and stores the result in \$LO.

Description: Multiplies \$s by \$t and stores the result in \$LO.

 $LO = s * t; advance_pc (4);$

\$31 = PC + 8 (or nPC + 4); PC = nPC; nPC = (PC & 0xf0000000) | (target << 2);

Description: The immediate value is shifted left 16 bits and stored in the register. The lower 16 bits are zeroes.

0000 00ss ssst tttt 0000 0000 0001 1010

if s > 0 advance pc (offset << 2); else advance pc (4);

if $s \le 0$ advance_pc (offset ≤ 2); else advance_pc (4);

if s < 0 advance pc (offset << 2); else advance pc (4);

Description: Branches if the register is less than zero and saves the return address in \$31

if \$s != \$t advance_pc (offset << 2)); else advance_pc (4);

Description: Divides \$s by \$t and stores the quotient in \$LO and the remainder in \$HI

Description: Divides \$s by \$t and stores the quotient in \$LO and the remainder in \$HI

if s < 0 \$31 = PC + 8 (or nPC + 4); advance_pc (offset << 2)); else advance_pc (4);

BGEZAL -- Branch on greater than or equal to zero and link

Description: Branches if the register is greater than or equal to zero

if \$s == \$t advance_pc (offset << 2)); else advance_pc (4);

 $||if \$s >= 0 \text{ advance_pc (offset } << 2)); else advance_pc (4);$

Description: Branches if the register is greater than or equal to zero and saves the return address in \$31

||if \$s >= 0 \$31 = PC + 8 (or nPC + 4); advance pc (offset << 2)); else advance pc (4);

Description: Bitwise ands a register and an immediate value and stores the result in a register

2. copy *nPC* to *PC*

The manner in which the processor executes an instruction and advances its program counters is as follows:

3. add 4 or the branch offset to *nPC* This behavior is indicated in the instruction specifications below. For brevity, the function advance pc (int) is used in many of the instruction descriptions. This function is defined as follows: Note: ALL arithmetic immediate values are sign-extended. After that, they are handled as signed or unsigned 32 bit numbers, depending upon the instruction. The only difference between signed and unsigned instructions is that The instruction descriptions are given below: ADD – Add (with overflow) Description: Adds two registers and stores the result in a register

MIPS Instruction Reference

This is a description of the MIPS instruction set, their meanings, syntax, semantics, and bit encodings. The syntax given for each instruction refers to the assembly language syntax supported by the MIPS assembler. Hyphens in the

 $\| d = s + \overline{t}; \text{ advance pc (4)};$ Operation: Syntax: add \$d, \$s, \$t 0000 00ss ssst tttt dddd d000 0010 0000 |Encoding: ADDI -- Add immediate (with overflow) Description: Adds a register and a sign-extended immediate value and stores the result in a register $\|t = s + imm; advance_pc (4);$ Operation:

addi \$t, \$s, imm |Syntax: 0010 00ss ssst tttt iiii iiii iiii iiii Encoding:

ADDIU -- Add immediate unsigned (no overflow)

Description: Adds a register and a sign-extended immediate value and stores the result in a register

 $\|$ \$t = \$s + imm; advance_pc (4);

Operation: addiu \$t, \$s, imm

|Syntax: 0010 01ss ssst tttt iiii iiii iiii iiii Encoding:

ADDU -- Add unsigned (no overflow) Description: Adds two registers and stores the result in a register

d = s + t; advance_pc (4);

addu \$d, \$s, \$t 0000 00ss ssst tttt dddd d000 0010 0001

Operation: Syntax: Encoding: AND -- Bitwise and

Description: Bitwise ands two registers and stores the result in a register $\| d = s \& t; advance_pc (4);$ Operation: and \$d, \$s, \$t Syntax: 0000 00ss ssst tttt dddd d000 0010 0100 Encoding: