

HT1632 32×8 & 24×16 LED Driver

Features

- Operating voltage: 2.4V~5.5V
- Multiple LED display 32 out bits/8 commons and 24 out bits/16 commons
- Integrated display RAM select 32 out bits & 8 commons for 64×4 display RAM, or select 24 outbits & 16 commons for 96×4 display RAM
- 16-level PWM brightness control

- · Integrated 256kHz RC oscillator
- Serial MCU interface $\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$, DATA
- Data mode & command mode instruction
- · Cascading function for extended applications
- Selectable NMOS open drain output driver and PMOS open drain output driver for commons
- 52-pin QFP package

Applications

- · Industrial control indicator
- Digital clock, thermometer, counter, voltmeter
- · Instrumentation readouts


- · Other consumer application
- LED Displays

General Description

The HT1632 is a memory mapping LED display controller/driver, which can select a number of out bits and commons. These are 32 out bits & 8 commons and 24 out bits & 16 commons. The device supports 16-gradation LEDs for each out line using PWM control with software instructions. A serial interface is conveniently provided for the


command mode and data mode. Only three or four lines are required for the interface between the host controller and the HT1632. The display can be extended by cascading the HT1632 for wider applications.

Block Diagram





Pin Assignment



Pin Description

Pad Name	I/O	Description
OUTBIT0~OUTBIT23	0	Line drivers. These pins drive the LEDs.
OUTBIT24/COM15~ OUTBIT31/COM8	0	Drive LED output or Common output
COM0~COM7	0	Common outputs
SYNC	I/O	If the MASTER MODE command is programmed, the synchronous signal is output to SYN pin. If the SLAVE MODE command is programmed, the synchronous signal is input from SYN pin.
osc	I/O	If the system clock is is sourced from an external clock source, the external clock source should be connected to this pad. If the on-chip RC oscillator is selected, this pad can be connected to a high or low level. If the cascade mode is selected, this pad is the driver clock signal.
DATA	I/O	Serial data input or output with pull-high resistor
WR	ı	WRITE clock input with pull-high resistor Data on the DATA lines are latched into the HT1632 on the rising edge of the $\overline{\text{WR}}$ signal.
RD	I	READ clock input with pull-high resistor. The HT1632 RAM data is clocked out on the falling edge of the RD signal. The clocked out data will appear on the DATA line. The host controller can use the next rising edge to latch the clocked out data.
CS	I	Chip select input with pull-high resistor When the $\overline{\text{CS}}$ line is high, the data and command read from or written to the HT1632 is disabled, and the serial interface circuit is also reset. If $\overline{\text{CS}}$ is low, the data and command transmission between the host controller and the HT1632 are all enabled.
LED_VSS	_	Negative power supply for driver circuit, ground.
VSS	_	Negative power supply for logic circuit, ground.
VDD	_	Positive power supply for logic and driver circuit.



Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +5.5V	Storage Temperature–50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

V_{DD}=2.4V~5.5V, Ta=25°C (Unless otherwise specified)

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Onit	
V_{DD}	Operating Voltage	_	_	2.4	5.0	5.5	V	
I _{DD}	Operating Current	5V	No load, LED ON, on-chip RC oscillator	_	0.3	0.6	mA	
I _{STB}	Standby Current	5V	No load, power down mode		1.5	3.0	μΑ	
V _{IL}	Input Low Voltage	5V	DATA, WR, CS, RD	0		0.3V _{DD}	V	
V _{IH}	Input High Voltage	5V	DATA, WR, CS, RD	0.7V _{DD}	_	5	V	
I _{OL1}	DATA	5V	V _{OL} =0.5V	2.5	4.0	_	mA	
I _{OH1}	DATA	5V	V _{OH} =4.5V	-2.0	-3.5	_	mA	
I _{OL2}	OSC, SYNC	5V	V _{OL} =0.5V	5	7	_	mA	
I _{OH2}	OSC, SYNC	5V	V _{OH} =4.5V	-3.5	-5.0	_	mA	
I _{OL3}	Common Sink Current	5V	V _{OL} =0.5V	100	140	_	mA	
I _{OH3}	Common Source Current	5V	V _{OH} =4.5V	-40	-55	_	mA	
I _{OL4}	LED Out Driver	5V	V _{OL} =0.5V	110	160	_	mA	
R _{PH}	Pull-high Resistor	5V	DATA, WR, CS, RD	18	27	40	kΩ	

Rev. 1.30 3 June 28, 2011



A.C. Characteristics

 $\mbox{V}_{\mbox{\scriptsize DD}}\mbox{=}2.4\mbox{V}\mbox{\sim}5.5\mbox{\scriptsize V},\mbox{\mbox{\scriptsize Ta}}\mbox{=}25\mbox{\ensuremath{^{\circ}}\mbox{\scriptsize C}}$ (Unless otherwise specified)

Comple at	Damanatan	Test Conditions		Min	т		1114
Symbol	Parameter	V _{DD} Conditions		Min.	Тур.	Max.	Unit
f _{SYS}	System Clock	5V	On-chip RC oscillator	192	256	320	kHz
f	LED Duty Cycle & Frame	5V	1/8 duty	_	f _{SYS} /2624	_	Hz
f _{LED}	Frequency	5V	1/16 duty	_	f _{SYS} /2624	_	Hz
f _{CLK1}	Serial Data Clock (WR pin)	5V	Duty cycle 50%	_	_	1	MHz
f _{CLK2}	Serial Data Clock (RD pin)	5V	Duty cycle 50%	_	_	500	kHz
t _{CS}	Serial Interface Reset Pulse Width	_	cs	250	_	_	ns
4	WD DD 1 (D 1 W W	5 \/	Write mode	0.5	_	_	
t _{CLK}	WR, RD Input Pulse Width	5V	Read mode	1.0	_	_	μS
t _r , t _f	Rise/Fall Time Serial Data Clock Width (Figure 1)	_	_	_	50	100	ns
t _{su}	Setup Time for DATA to WR, RD Clock Width (Figure 2)	_	_	50	100	_	ns
t _h	Hold Time for DATA to WR, RD, Clock Width (Figure 2)	_	_	100	200	_	ns
t _{su1}	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$, Clock Width (Figure 3)	_	_	200	300	_	ns
t _{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$, Clock Width (Figure 3)	_	_	100	200		ns
t _{od}	Data Output Delay Time (Figure 4)	_	_	_	100	200	ns




Figure 1




Figure 2





Figure 3





Functional Description

Display Memory - RAM


The static display memory (RAM) is organised into 64×4 bits or 96×4 bits and is used to store the display data. If 32 outbits & 8 commons is selected, the RAM size is 64×4 bits. If 24 outbits & 16 commons is selected, the RAM size is 96×4 bits. The contents of the RAM are directly mapped to the contents of the LED driver. If the

data in RAM is set to "1", the corresponding LED will be lighted. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY-WRITE commands. The contents of the RAM can be read or written from bit 0 of the specific address. The following is a mapping from the RAM to the LED pattern:

	Com7	Com6	Com5	Com4		Com3	Com2	Com1	Com0	
Out0					01H					00H
Out1					03H					02H
Out2					05H					04H
Out3					07H					06H
Out4					09H					08H
Out5					0BH					0AH
Out6					0DH					0CH
Out7					0FH					0EH
Out8					11H					10H
Out9					13H					12H
Out10					15H					14H
Out11					17H					16H
Out12					19H					18H
Out13					1BH					1AH
Out14					1DH					1CH
Out15					1FH					1EH
Out16					21H					20H
Out17					23H					22H
Out18					25H					24H
Out19					27H					26H
Out20					29H					28H
Out21					2BH					2AH
Out22					2DH					2CH
Out23					2FH					2EH
Out24					31H					30H
Out25					33H					32H
Out26					35H					34H
Out27					37H					36H
Out28					39H					38H
Out29					3ВН					3AH
Out30					3DH					3CH
Out31					3FH					3EH
	D3	D2	D1	D0	Addr. Data	D3	D2	D1	D0	Addı Data

32 Outbits & 8 Common for 64×4 Display RAM






24 Outbits & 16 Common for 96×4 Display RAM



System Oscillator

The HT1632 system clock is used to generate the time base clock frequency, LED-driving clock. The clock may be sourced from an on-chip RC oscillator (256kHz), or an external clock using the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LED duty cycle generator will turn off. This command is, however, available only for the on-chip RC oscillator. Once the system clock stops, the LED display will become blank, and the time base will also lose its function. The LED OFF command is used to turn the LED duty cycle generator off. After the LED duty cycle generator switches off by issuing the LED OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor execute the power down mode. The crystal oscillator option can be applied to connect an external frequency source to the OSC pin. In this case, the system fails to enter the power down mode, similar to the case in the external clock source operation. At the initial system power on, the HT1632 is in the SYS DIS state.




System Oscillator Configuration

LED Driver

The HT1632 has a 256 (32×8) and 384 (24×16) pattern LED driver. It can be configured in a 32×8 or 24×16 pattern and common pad N-MOS open drain output or P-MOS open drain output LED driver using the S/W configuration. This feature makes the HT1632 suitable for multiple LED applications. The LED-driving clock is derived from the system clock. The driving clock frequency is always 256kHz, an on-chip RC oscillator frequency, or an external frequency. The LED corresponding commands are summarized in the table. The bold form of 1 0 0, namely 1 0 0, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The LED OFF command turns the LED display off by disabling the LED duty cycle generator. The LED ON command, on the other hand, turns the LED display on by enabling the LED duty cycle generator.


Name	Command Code	Function
LED OFF	100 00000010X	Turn off LED outputs
LED ON	100 00000011X	Turn on LED outputs
Commons Option	100 0010abXXX	ab=00: N-MOS open drain output and 8 common option ab=01: N-MOS open drain output and 16 common option ab=10: P-MOS open drain output and 8 common option ab=11: P-MOS open drain output and 16 common option



NMOS Open Drain Driving Mode Configuration

LED Color	Current-limiting Resistor
Red	120Ω at V _{DD} =5V
Green	100Ω at V _{DD} =5V

Recommended Current-limiting Resistor for NMOS
Open Drain Driving Mode




PMOS Open Drain Driving Mode Configuration




LED Driver Mode output Waveform

• N-MOS open drain of 32x8 driver mode (COM pin with transistor buffer)



Note: t_{CLK} =1/ f_{SYS}

• P-MOS open drain of 24*16 driver mode




Note: t_{CLK}=1/f_{SYS}



Digital Dimming

The Display Dimming capabilities of the HT1632 are very versatile. The whole display can be dimmed using pulse width modulation techniques for the OUTBIT driver with the Dimming command. The relationship between OUTBIT and COM digital dimming duty time are shown as below:



Note: (1) T=20 x t_{CLK}(32x8 driver mode)

- (2) T=10 x t_{CLK}(24x16 driver mode)
- (3) t_{CLK}=1/f_{SYS}



Cascade operation

For the cascade operation, the first IC is set to master mode and its SYNC and OSC pins are set to output pins. The second IC is set to slave mode and its SYNC and OSC pins are set to input pins which are connected to the the master IC. Please refer to the "Cascade control flow chart" for detail settings.

Blinker

The HT1632 has display blinking capabilities. The blink function generates all LED blinking. The blink rates is 0.25s LED on and 0.25s LED off for one blinking period. This blinking function can be effectively performed by setting the BLINK ON or BLINK OFF command.

Command Format

The S/W setting can configure the HT1632. There are two mode commands to configure the HT1632 resources and to transfer the LED display data. The configuration mode of the HT1632 is knows as the command mode, with a command mode ID of 1 0 0. The command mode consists of a system configuration command, a system frequency selection command, a LED configuration command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations.


The following are the data mode ID and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely 1 0 0, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the $\overline{\text{CS}}$ pin should be set to "1" and the previous operation mode will be reset also. Once the $\overline{\text{CS}}$ pin returns to "0", a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface to the HT1632. The CS line is used to initialise the serial interface circuit and to terminate the communication between the host controller and the HT1632. If the $\overline{\text{CS}}$ pin is set to 1, the data and command issued between the host controller and the HT1632 are first disabled and then initialised. Before issuing a mode command or mode switching, a high level pulse is required to initialise the serial interface of the HT1632. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input. Data in the RAM is clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller reads in the correct data during the interval between the rising edge and the next falling edge of the \overline{RD} signal. The \overline{WR} line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1632 on the rising edge of the $\overline{\text{WR}}$ signal.




Example of Waveform for Blinker



Timing Diagrams READ Mode - Command Code = 1 1 0 CS WR 11111 **fififi** RD DATA 1 0 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 1 0 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) READ Mode - Successive Address Reading CS $\overline{\mathsf{WR}}$ RD DATA 0 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3) WRITE Mode - Command Code = 1 0 1 cs DATA 0 | 1 | A6 A5 A4 A3 A2 A1 A0 | D0 D1 D2 D3 | X | 1 | 0 | 1 | A6 A5 A4 A3 A2 A1 A0 | D0 D1 D2 D3 | Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) Data (MA2) WRITE Mode - Successive Address Writing CS WR 1 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3)








Application Circuits


Single Connect Example for 32 Outbits & 8 Commons (NMOS)



Note: Common & outbit are all NMOS open drain output structures and only supply sink current.




Single Connect Example for 24 Outbits & 16 Commons (NMOS)



Note: Common & outbit are all NMOS open drain output structures and only supply sink current.



Single Connect Example for 32 Outbits & 8 Commons (PMOS)




Note: Outbit are NMOS open drain output structures and only supply sink current, common are PMOS open drain output structures and only supply source current.

If the P-MOS open drain structure is used for the commons, the brightness of the LEDs may be not enough and the uniformity of the LEDs may be not good. If user cares about the brightness and uniformity of the LEDs, the N-MOS open drain structure is suggested being used for the commons.



Single Connect Example for 24 Outbits & 16 Commons (PMOS)




Note: Outbit are NMOS open drain output structures and only supply sink current, common are PMOS open drain output structures and only supply source current.

If the P-MOS open drain structure is used for the commons, the brightness of the LEDs may be not enough and the uniformity of the LEDs may be not good. If user cares about the brightness and uniformity of the LEDs, the N-MOS open drain structure is suggested being used for the commons.




Cascade Connect Example for 32 Outbits & 8 Commons



Note: It also can set cascade mode by software. User must set the Slaves in external clock mode with command. The $\overline{\text{CS}}$ pin must be connected to MCU individually for independent read-write.




Cascade Connect Example for 24 Outbits & 16 Commons



Note: It also can set cascade mode by software. User must set the Slaves in external clock mode with command. The $\overline{\text{CS}}$ pin must be connected to MCU individually for independent read-write.



Cascade Control Flow





Command Summary

Name	ID	Command Code	D/C	Function	Default
READ	110	A6A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LED duty cycle generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LED OFF	100	0000-0010-X	С	Turn off LED duty cycle generator	Yes
LED ON	100	0000-0011-X	С	Turn on LED duty cycle generator	
BLINK OFF	100	0000-1000-X	С	Turn off blinking function	Yes
BLINK ON	100	0000-1001-X	С	Turn on blinking function	
SLAVE MODE	100	0001-00XX-X		Set slave mode and clock source from external clock	
MASTER MODE	100	0001-01XX-X		Set master mode and clock source on-chip RC oscillator, the system clock output to OSC pin	
RC	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT CLK	100	0001-11XX-X	С	System clock source, external clock source	
COMMONS OPTION	100	0010-abXX-X	С	ab=00: N-MOS open drain output and 8 common option ab=01: N-MOS open drain output and 16 common option ab=10: P-MOS open drain output and 8 common option ab=11: P-MOS open drain output and 16 common option	ab =10
	100	101X-0000-X	С	PWM 1/16 duty	
	100	101X-0001-X	С	PWM 2/16 duty	
	100	101X-0010-X	С	PWM 3/16 duty	
	100	101X-0011-X	С	PWM 4/16 duty	
	100	101X-0100-X	С	PWM 5/16 duty	
	100	101X-0101-X	С	PWM 6/16 duty	
	100	101X-0110-X	С	PWM 7/16 duty	
DWW D. t.	100	101X-0111-X	С	PWM 8/16 duty	
PWM Duty	100	101X-1000-X	С	PWM 9/16 duty	
	100	101X-1001-X	С	PWM 10/16 duty	
	100	101X-1010-X	С	PWM 11/16 duty	
	100	101X-1011-X	С	PWM 12/16 duty	
	100	101X-1100-X	С	PWM 13/16 duty	
	100	101X-1101-X	С	PWM 14/16 duty	
	100	101X-1110-X	С	PWM 15/16 duty	
	100	101X-1111-X	С	PWM 16/16 duty	Yes



Note: X: Don't care

A6~A0: RAM addresses D3~D0: RAM data


D/C: Data/command mode
Default: Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Among these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base clock frequency can be derived from an on-chip RC oscillator or an external clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1632 after power on reset, for power on reset may fail, which in turn leads to the malfunction of the HT1632



Package Information

52-pin QFP (14mm×14mm) Outline Dimensions



Symbol	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
Α	0.681	_	0.689			
В	0.547	_	0.555			
С	0.681	_	0.689			
D	0.547	_	0.555			
E	_	0.039	_			
F	_	0.016	_			
G	0.098	_	0.122			
Н	_	_	0.134			
ļ	_	0.004	_			
J	0.029	_	0.041			
K	0.004	_	0.008			
α	0°	_	7°			

Compleal	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
Α	17.30	_	17.50			
В	13.90	_	14.10			
С	17.30	_	17.50			
D	13.90	_	14.10			
E	_	1.00	_			
F	_	0.40	_			
G	2.50	_	3.10			
Н	_	_	3.40			
I	_	0.10	_			
J	0.73	_	1.03			
K	0.10	_	0.20			
α	0°	_	7°			



Copyright © 2011 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.