

Code:

```
module sram_memory_1port(    clk,
                            addr_in,
                            data_in,
                            data_out,
                            wr_en);

input                        clk;
input  [9:0] addr_in;
input  [31:0] data_in;

output reg [31:0] data_out;

input                        wr_en;

reg [31:0] ram_memory [1023:0];

always @ (posedge clk) begin
    if (wr_en)    ram_memory [addr_in] <= data_in;
    data_out <= ram_memory [addr_in];
end

endmodule
```

Scheme:

