

Sitronix

zerocap  芯零携™

ST77916

**360RGB x 390 262K Color with Display Ram
Single-Chip TFT Controller/Driver**

Datasheet

Sitronix reserves the right to change the contents in this document without prior notice, please contact Sitronix to obtain the latest version of datasheet before placing your order. No responsibility is assumed by Sitronix for any infringement of patent or other rights of third parties which may result from its use.

© 2022 Sitronix Technology Corporation. All rights reserved.

Version 1.0

2022/08

LIST OF CONTENT

1 GENERAL DESCRIPTION	7
2 FEATURES.....	8
3 PAD ARRANGEMENT	10
3.1 Output Bump Dimension	10
3.2 Bump Dimension.....	11
3.3 Alignment Mark Dimension	12
3.4 Chip Information.....	12
4 PAD ARRANGEMENT	13
5 BLOCK DIAGRAM	24
6 PIN DESCRIPTION.....	25
6.1 Power Supply Pins	25
6.2 Interface Logic Pins	25
6.3 Driver Output Pins.....	27
6.4 Test and Other Pins	28
7 DRIVER ELECTRICAL CHARACTERISTICS	29
7.1 Absolute Operation Range	29
7.2 DC Characteristics	30
7.2.1 DC characteristics for MIPI DSI.....	30
7.2.2 DC characteristics for Panel Driving	31
7.3 Power Consumption	32
7.4 AC Characteristics	33
7.4.1 8080 Series MCU Parallel Interface Characteristics: 8-bit Bus.....	33
7.4.2 Serial Interface Characteristics (3-line serial):	35
7.4.3 Serial Interface Characteristics (4-line serial):	36
7.4.4 RGB Interface Characteristics:	38
7.4.5 QSPI Interface Characteristics:.....	39
7.4.6 MIPI Interface Characteristics	40
7.4.7 Reset Timing	42
8 INTERFACE	44
8.1 MPU Interface Type Selection	44
8.2 8080- I Series MCU Parallel Interface	45
8.2.1 Write cycle sequence	46
8.2.2 Read cycle sequence	47
8.3 Serial Interface.....	48
8.3.1 Pin description.....	48
8.3.2 Command write mode	48
8.3.3 Read function.....	51

8.3.4 3-line serial interface I protocol	51
8.3.5 4-line serial protocol	53
8.4 2 data lane serial Interface.....	55
8.5 Data Transfer Break and Recovery.....	58
8.6 Data Transfer Pause.....	59
8.6.1 Parallel interface pause	59
8.7 Data Transfer Mode.....	60
8.7.1 Method 1	60
8.7.2 Method 2	60
8.8 Data Color Coding.....	61
8.8.1 8080- I series 8-bit Parallel Interface	61
8.8.1.1 8-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3Ah="05h"	62
8.8.1.2 8-bit data bus for 18-bit/pixel (RGB-6-6-6-bit input), 262K-Colors, 3Ah="06h"	63
8.8.2 3-Line Serial Interface	64
8.8.2.1 Write data for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3Ah="05h"	64
8.8.2.2 Write data for 18-bit/pixel (RGB-6-6-6-bit input), 262K-Colors, 3Ah="06h"	64
8.8.3 2 Data Lane Serial Interface.....	65
8.8.3.1 Write data for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3Ah="05h"	65
8.8.3.2 Write data for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3Ah="06h"	65
8.8.4 4-Line Serial Interface	66
8.8.4.1 Write data for 16-bit/pixel (RGB-5-6-5-bit input), 65K-Colors, 3Ah="05h"	66
8.8.4.2 Write data for 18-bit/pixel (RGB-6-6-6-bit input), 262K-Colors, 3Ah="06h"	67
8.8.5 Quad-SPI Interface	68
8.8.5.1 Command write mode:.....	69
8.8.5.2 Read command mode	70
8.8.5.3 Color Format	71
8.9 RGB Interface	73
8.9.1 RGB interface Selection.....	73
8.9.2 RGB Color Format	73
8.9.3 RGB Interface Definition	75
8.9.4 RGB Interface Mode Selection	76
8.9.5 RGB Interface Timing.....	77
8.10 Mobile Industry Processor Interface (MIPI).....	80
8.10.1 Display Serial Interface (DSI)	80
8.10.2 DSI protocol	96
9 FUNCTION DESCRIPTION	117
9.1 Display Data RAM.....	117
9.1.1 Configuration	117

9.1.2	Memory to display address mapping	118
9.2	Address Control	119
9.3	Normal Display On or Partial Mode On, Vertical Scroll Off	121
9.4	Vertical Scroll Mode	122
9.4.1	Rolling scroll	122
9.4.2	Vertical Scroll Example	123
9.5	Tearing Effect	124
9.5.1	Tearing effect line modes	124
9.5.2	Tearing effect line timings	125
9.5.3	Example 1: MPU Write is faster than panel read	126
9.5.4	Example 2: MPU write is slower than panel read	127
9.6	Gamma Correction	128
9.7	Brightness Control Block	133
10	POWER DEFINITION	135
10.1	Power Level	135
10.2	Power ON/OFF Sequence	136
10.3	Uncontrolled Power OFF	136
10.4	Power Flow Chart	137
10.5	Voltage Generation	138
10.6	Relationship about source voltage	138
11	NVM PROGRAMMING FLOW	139
12	APPLICATION NOTE	140
12.1	Layout Resistance Suggestion	140
13	COMMAND	141
13.1	Page Set Table	141
	CSC1 (F0h): Command Set Ctrl 1	142
	CSC2 (F1h): Command Set Ctrl 2	142
	CSC3 (F2h): Command Set Ctrl 3	143
	CSC4 (F3h): Command Set Ctrl 4	144
	SPIOR (F4h): SPI Others Read	145
13.2	Command Table 1	146
	NOP (00h)	153
	SWRESET (01h): Software Reset	153
	RDDID (04h): Read Display ID	155
	RDDST (09h): Read Display Status	155
	RDDPM (0Ah): Read Display Power Mode	156
	RDDMADCTL (0Bh): Read Display MADCTL	157
	RDDCOLMOD (0Ch): Read Display Pixel Format	159

RDDIM (0Dh): Read Display Image Mode	160
RDDSM (0Eh): Read Display Signal Mode.....	160
RDBST (0Fh): Read Busy Status	161
SLPIN (10h): Sleep in	161
SLPOUT (11h): Sleep Out	163
NOROFF (12h): Normal Off.....	164
NORON (13h): Normal On.....	166
INVOFF (20h): Display Inversion Off	166
INVON (21h): Display Inversion On	168
DISPOFF (28h): Display Off.....	169
DISPON (29h): Display On	171
CASET (2Ah): Column Address Set	172
RASET (2Bh): Row Address Set	173
RAMWR (2Ch): Memory Write.....	175
RAMRD (2Eh): Memory Read	176
VSCRDEF (33h): Vertical Scrolling Definition	177
TEOFF (34h): Tearing Effect Line OFF	179
TEON (35h): Tearing Effect Line On	181
MADCTL (36h): Memory Data Access Control	182
VSCSAD (37h): Vertical Scroll Start Address of RAM	185
IDMOFF (38h): Idle Mode Off	186
IDMON (39h): Idle Mode On	187
MOLMOD (3Ah): Interface Pixel Format.....	190
WRMEMC (3Ch): Write Memory Continue	191
RDMEMC (3Eh): Read Memory Continue	193
HSCRDEF (43h): Horizontal Scrolling Definition	195
TESLWR (44h): Write Tear Scanline	197
TESLRD (45h): Read Tear Scanline.....	199
HSCSAD (47h): Horizontal Scroll Start Address of RAM	200
CPON (4Ah): Compress On	錯誤! 尚未定義書籤。
CPOFF (4Bh): Compress Off	錯誤! 尚未定義書籤。
RAMCLACT (4Ch): Memory Clear Act.....	201
RAMCLSETR (4Dh): Memory Clear Set R	202
RAMCLSETG (4Eh): Memory Clear Set G	203
RAMCLSETB (4Fh): Memory Clear Set B	203
CDCCTR (50h): CDC Control.....	204
WRDISBV (51h): Write Display Brightness.....	204
RDDISBV (52h): Read Display Brightness.....	206

WRCTRLD (53h): Write CTRL Display.....	207
RDCTRLD (54h): Read CTRL Display.....	208
RDID1 (DAh): Read ID1	212
RDID2 (DBh): Read ID2	212
RDID3 (DCh): Read ID3	213
13.3 Command Table 2	214
VRHPS (B0h): VRHP Set.....	217
VRHNS (B1h): VRHN Set	220
VCOMS (B2h): VCOM GND SET.....	222
STEP14S (B5h): STEP SET1.....	225
STEP23S (B6h): STEP SET2.....	227
SBSTS (B7h): SVDD_SVCL_SET	228
TCONS (BAh): TCON_SET	230
RGBVBP (BBh): RGB_VBP	231
RGBHBP (BCh): RGB_HBP	231
RGBSET (BDh): RGB_SET	232
FRCTRA1 (C0h): Frame Rate Control A1 in Normal Mode.....	235
FRCTRA2 (C1h): Frame Rate Control A2 in Normal Mode.....	236
FRCTRA3 (C2h): Frame Rate Control A3 in Normal Mode.....	236
FRCTRB1 (C3h): Frame Rate Control B1 in Idle Mode	239
FRCTRB2 (C4h): Frame Rate Control B2 in Idle Mode	240
FRCTRB3 (C5h): Frame Rate Control B3 in Idle Mode	241
PWRCTRA1 (C6h): Power Control A1 in Normal Mode	244
PWRCTRA2 (C7h): Power Control A2 in Normal Mode	245
PWRCTRA3 (C8h): Power Control A3 in Normal Mode	246
PWRCTRB1 (C9h): Power Control B1 in Idle Mode	247
PWRCTRB2 (CAh): Power Control B2 in Idle Mode	248
PWRCTRB3 (CBh): Power Control B3 in Idle Mode	250
DSTBDSLP (CFh): DSTB_DS LP	252
RESSET1 (D0h): Resolution Set 1	253
RESSET2 (D1h): Resolution Set 2	254
RESSET3 (D2h): Resolution Set 3	255
VCMOFSET (DDh): VCOM OFFSET SET	255
VCMOFNSET (DEh): VCOM OFFSET NEW SET	256
GAMCTRP1 (E0h): Positive Voltage Gamma Control.....	257
GAMCTRN1 (E1h): Negative Voltage Gamma Control	259
14 REVISION HISTORY	264

1 GENERAL DESCRIPTION

The ST77916 is a single-chip controller/driver for 262K-color, graphic type TFT-LCD. The 540-channel source driver has true 6-bit resolution, which generates 64 Gamma-corrected values by an internal D/A converter.

The ST77916 is capable of connecting directly to an external microprocessor, and provides 8-bits parallel interface, 6-bit RGB Interface, MIPI interface, 3/4-line serial peripheral interface (3/4 SPI), and Quad serial peripheral interface (QSPI).

Display data can be stored in the on-chip display data RAM of 360x390x18 bits. It can perform display data RAM read/write operation with no external operation clock to minimize power consumption.

In addition, because of the integrated power supply circuit necessary to drive liquid crystal; it is possible to make a display system with fewest components.

2 FEATURES

- Single chip TFT-LCD Controller/Driver with On-chip Display RAM
- Display Resolution: 360*RGB (H) *390(V)
- LCD Driver Output Circuits
 - Source Outputs: 540 RGB Channels
 - Support gate control signals to gate driver in the panel
- Display Colors (Color Mode)
 - Full Color: 262K, RGB=(666) max., Idle Mode Off
 - Color Reduce: 8-color, RGB=(111), Idle Mode On
- Programmable Pixel Color Format (Color Depth) for Various Display Data Input Format
各式
 - 16-bit/pixel: RGB=(565) 65K color
 - 18-bit/pixel: RGB=(666) 262K color
- Interface
 - Parallel 8080-series MCU Interface (8-bit)
 - 6-bit RGB Interface (VSYNCX, HSYNCX, DOTCLK, ENABLE, DB[5:0])
 - Serial Peripheral Interface (SPI Interface) and 2 data lane SPI
 - Quad Serial Peripheral Interface (QSPI Interface)
 - MIPI Display Serial Interface (DSI V1.01 r11 and D-PHY V1.0, 1 clock and 1 data lane pairs)
- Display Features
 - 1 Gamma (64 gray levels)
 - Brightness Control Block
 - CDC Function
- On Chip Build-In Circuits
 - DC/DC Converter
 - Non-Volatile (NV) Memory
 - Adjustable VCOM Generation
 - Timing Controller
 - Internal VPP for NV Memory
- Build-In NV Memory for LCD Initial Register Setting
 - OTP to store ID1~ID3
 - OTP to store VCOM/VCC/VREGP/VREGN calibration
 - OTP to store CDC and Factory Default Value (Module ID, Module Version, and etc.)
 - OTP to store panel timing, analog power setting, and etc.
- Driving Algorithm
 - 1/2/4-dot Inversion
 - Column Inversion
- Wide Supply Voltage Range

- I/O Voltage (VDDI to GND): 1.65V ~ 3.3V ($VDDI \leq VDD$)
- Voltage for Analog Circuit (VDD to GND): 2.65V ~ 3.3V
- On-Chip Power System
- VCOM level: GND
- Gamma(+) voltage range: 3.65V~6.2V
- Gamma(-) voltage range: -4.2V~-1.875V
- VGH voltage range: 11.0V~15.5V
- VGL voltage range: -8.4V~-11.7V
- Adjustable voltage range for feed through compensation: 0.1V~2.2V
- Power saving modes
- Sleep in mode
- Deep Sleep in mode
- Deep Standby mode
- Low frame mode 1~50Hz
- Others
- Zero-Cap (Gate <390)
- GIP + Dual-Gate driving
- Single-Gate: pixel number must be a multiple of 4 (* If need Horizontal Scroll, the Pixel number must be a multiple of 12)
- Dual-Gate: pixel number must be a multiple of 8 (* If need Horizontal Scroll, the Pixel number must be a multiple of 24)
- The Source number must be a multiple of 12 and no fewer than 276
(* If need Horizontal Scroll, the Source number must be a multiple of 36 and no fewer than 288)
- Optimized layout for COG Assembly
- Operate temperature range: -30°C to +85 °C
- Lower Power Consumption