

Experiment 3

String Recognizer

Amit Kumar — 16D070034

March 18, 2018

Overview

In this experiment, we have implemented a *string recognizer* (A sequential circuit using mealy FSM) that can identify the occurrence of the following words.

- bomb
- gun
- knife
- terror

The VHDL code was compiled on Quartus Prime, and simulated using ModelSim which was then uploaded to the *Krypton v1.1* 5M1270ZT144C5N CPLD-based board via svf file and urjtag.

1 Setup

The english alphabet is represented by 5 bits ($\lceil \log_2(26) \rceil$), and a bit each for *clock* and *reset* results in 7 input bits which were encoded by converting alphabet position (1-26) to 5-bit binary, for simplicity. I have implemented recognizer for each string individually using FSM mealy model then combined all entities to detect the presence of all four strings .

1.1 GUN Recognizer




Figure 1: Automata Representation for *GUN*

Using the above state representation, the encoding has been done as shown below.

State	q_1	q_2
ϕ	0	0
g	0	1
gu	1	0

Following the above state encoding and FSM design (Figure), the code for detecting **gun** is given below.

```

1  -----GUNMAN-----
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity GUN is
6  port (x: in std_logic_vector(4 downto 0); W: out std_logic;
7  CLK,reset: in std_logic);
8  end entity GUN;
9
10 architecture struct of GUN is
11
12 component myDFF is
13   port (D, CLK: in std_logic; Q: out std_logic);
14 end component myDFF;
15
16 signal nq1,nq2,q1,q2,U,G,N : std_logic ;
17
18 begin
19  -----alphabet encoding-----
20      G <= ( (not x(4)) and (not x(3)) and x(2) and x(1) and x(0) ) ;
21      U <= (x(4) and (not x(3)) and x(2) and (not x(1)) and x(0) ) ;

```

```

22      N <= ( (not x(4)) and x(3) and x(2) and x(1) and (not x(0)) ) ;
23
24      nq1 <= (( (not q1) and q2 and (not reset) and U )
25              or (q1 and (not q2) and (not reset) and (not N) ) ) ;
26
27      nq2 <= ( ((not q1) and (not q2) and (not reset) and G )
28              or ((not reset) and (not q1) and q2 and (not U) ) ) ;
29
30      W <= (q1 and (not q2) and N and (not reset)) ;
31
32      dff2 : myDFF port map (nq2,CLK,q2);
33
34      dff1 : myDFF port map (nq1,CLK,q1);
35
36  end architecture struct;

```

1.2 Bomb Fecognizer

FSM transition diagram is shown below:




Figure 2: Automata Representation for *BOMB*

As a notation in the above figure, the text on each edge of the graph a/b represents input a to the machine, and output b of the machine.

State	q_1	q_2
ϕ	0	0
b	0	1
bo	1	0
bom	1	1

Following the above state assignment and FSM design (Figure 1), the code for detecting bomb is given below.

```

1  --library ieee;
2  --use ieee.std_logic_1164.all;
3  --
4  --entity myDFF is
5  -- port (D, CLK: in std_logic; Q: out std_logic);
6  --end entity myDFF;
7  --
8  --architecture WhatDoYouCare of myDFF is
9  --begin
10 --
11 --    process (CLK)
12 --    begin
13 --        if CLK'event and (CLK = '1') then
14 --            Q <= D;
15 --        end if;
16 --    end process;
17 --
18 --end WhatDoYouCare;
19 -----Bomb-----
20 library ieee;
21 use ieee.std_logic_1164.all;
22
23 entity BOMB is
24 port (x: in std_logic_vector(4 downto 0); W: out std_logic;
25 CLK,reset: in std_logic);
26 end entity BOMB;
27
28 architecture struct of BOMB is
29
30 component myDFF is
31     port (D, CLK: in std_logic; Q: out std_logic);
32 end component myDFF;
33
34 signal nq1,nq2,q1,q2,B,0,M : std_logic ;
35
36 begin
37     B <= ( (not x(4)) and (not x(3)) and (not x(2)) and x(1) and (not x(0)) ) ;
38     0 <= ((not x(4)) and x(3) and x(2) and x(1) and x(0) ) ;
39     M <= ( (not x(4)) and x(3) and x(2) and (not x(1)) and x(0) ) ;
40
41     nq1 <= (
42         ((not q1) and q2 and (not reset) and 0 )
43         or (q1 and (not q2) and (not reset) and (not M) )
44         or (q1 and (not q2) and (not reset) and M)
45         or (q1 and q2 and (not reset) and (not B))
46     ) ;
47
48     nq2 <= ( ((not q1) and (not q2) and (not reset) and B )
49         or ((not q1) and q2 and (not reset) and (not 0) )
50         or (q1 and (not q2) and (not reset) and M)

```

```

51         or (q1 and q2 and (not reset) and (not B))
52             ) ;
53
54     W <= (q1 and q2 and (not reset) and B) ;
55
56     dff2 : myDFF port map (nq2,CLK,q2);
57
58     dff1 : myDFF port map (nq1,CLK,q1);
59
60 end architecture struct;

```

1.3 Knife Recognizer




Figure 3: Automata Representation for *KNIFE*

Going with the above state representation, the encoding requires 3 bits (5 states), and hence I have shown encoding below.

State	q_1	q_2	q_3
ϕ	0	0	0
k	0	0	1
kn	0	1	0
kni	0	1	1
$kni\bar{f}$	1	0	0

Following the above state assignment and FSM design (Figure 3), the code for detecting **knife** is given below.

```

1  -----KNIFE-----
2  library ieee;
3  use ieee.std_logic_1164.all;
4

```

```

5  entity KNIFE is
6  port (x: in std_logic_vector(4 downto 0); W: out std_logic;
7  CLK,reset: in std_logic);
8  end entity KNIFE;
9
10 architecture struct of KNIFE is
11
12 component myDFF is
13     port (D, CLK: in std_logic; Q: out std_logic);
14 end component myDFF;
15
16 signal nq1,nq2,nq3,q1,q2,q3,K,N,I,F,E: std_logic ;
17
18 begin
19     K <= ( (not x(4)) and x(3) and (not x(2)) and x(1) and x(0) ) ;
20     N <= ( (not x(4)) and x(3) and x(2) and x(1) and (not x(0)) ) ;
21     I <= ((not x(4)) and x(3) and (not x(2)) and (not x(1)) and x(0) ) ;
22     F <= ((not x(4)) and (not x(3)) and x(2) and x(1) and (not x(0)) ) ;
23     E <= ((not x(4)) and (not x(3)) and x(2) and (not x(1)) and x(0)) ;
24
25     --not_K <= ( x(4) or (not x(3)) or x(2) or (not x(1)) or (not x(0)) ) ;
26     --not_N <= ( x(4) or (not x(3)) or (not x(2)) or (not x(1)) or x(0) ) ;
27     --not_I <= ( x(4) or (not x(3)) or (not x(2)) or x(1) or (not x(0)) ) ;
28     --not_F <= ( x(4) or x(3) or (not x(2)) or (not x(1)) or x(0) ) ;
29     --not_E <= ( x(4) or x(3) or (not x(2)) or x(1) or (not x(0)) ) ;
30     --not_K,not_N,not_I,not_F,not_E
31
32
33     nq1 <= (
34         ((not q1) and q2 and q3 and (not reset) and F )
35         or (q1 and (not q2) and (not q3) and (not reset) and (not E))
36     ) ;
37
38     nq2 <= (
39         ((not q1) and (not q2) and q3 and (not reset) and N )
40         or ((not q1) and q2 and (not q3) and (not reset) and I )
41         or ((not q1) and q2 and (not q3) and (not reset) and (not I))
42     or ((not q1) and q2 and q3 and (not reset) and (not F))
43     ) ;
44     nq3 <= (
45         ((not q1) and (not q2) and (not q3) and (not reset) and K )
46         or ((not q1) and (not q2) and q3 and (not reset) and (not N) )
47         or ((not q1) and q2 and (not q3) and (not reset) and I)
48     or ((not q1) and q2 and q3 and (not reset) and (not F))
49     ) ;
50
51     W <= (q1 and (not q2) and (not q3) and (not reset) and E) ;
52
53     dff1 : myDFF port map (nq1,CLK,q1);
54     dff2 : myDFF port map (nq2,CLK,q2);

```

```

55     dff3 : myDFF port map (nq3,CLK,q3);
56
57
58 end architecture struct;
59

```

1.4 Terror Recognizer




Figure 4: Automata Representation for *ERROR*

Going with the above state representation, the encoding requires 3 bits (6 states), and hence I used following for encoding the states.

State	q_1	q_2	q_3
ϕ	0	0	0
t	0	0	1
te	0	1	0
ter	0	1	1
$terr$	1	0	0
$terro$	1	0	1

Following the above state assignment and FSM design (Figure 4), the code for detecting terror is given below.

```

1  --library ieee;
2  --use ieee.std_logic_1164.all;
3  --
4  --entity myDFF is
5  --  port (D, CLK: in std_logic; Q: out std_logic);

```

```

6  --end entity myDFF;
7  --
8  --architecture WhatDoYouCare of myDFF is
9  --begin
10 --
11 --    process (CLK)
12 --    begin
13 --        if CLK'event and (CLK = '1') then
14 --            Q <= D;
15 --        end if;
16 --    end process;
17 --
18 --end WhatDoYouCare;
19 -----
20 library ieee;
21 use ieee.std_logic_1164.all;
22
23 entity TERROR is
24 port (x: in std_logic_vector(4 downto 0); W: out std_logic;
25 CLK,reset: in std_logic);
26 end entity TERROR;
27
28 architecture struct of TERROR is
29
30 component myDFF is
31     port (D, CLK: in std_logic; Q: out std_logic);
32 end component myDFF;
33
34 signal nq1,nq2,nq3,q1,q2,q3,T,E,O,R: std_logic ;
35
36 begin
37     T <= (x(4) and (not x(3)) and x(2) and (not x(1)) and (not x(0)) ) ;
38     E <= ((not x(4)) and (not x(3)) and x(2) and (not x(1)) and x(0)) ;
39     O <= ((not x(4)) and x(3) and x(2) and x(1) and x(0)) ;
40     R <= ( x(4) and (not x(3)) and (not x(2)) and x(1) and (not x(0)) ) ;
41
42     nq1 <= (
43         ((not q1) and q2 and q3 and (not reset) and R )
44         or (q1 and (not q2) and (not q3) and (not reset) and (not O))
45         or (q1 and (not q2) and (not q3) and (not reset) and O)
46         or (q1 and (not q2) and q3 and (not reset) and (not R))
47     ) ;
48
49     nq2 <= (
50         ((not q1) and (not q2) and q3 and (not reset) and E)
51         or ((not q1) and q2 and (not q3) and (not reset) and R)
52         or ((not q1) and q2 and (not q3) and (not reset) and (not R))
53         or ((not q1) and q2 and q3 and (not reset) and (not R))
54     ) ;
55     nq3 <= (

```



```

56         ((not q1) and (not q2) and (not q3) and (not reset) and T )
57         or ((not q1) and q2 and (not q3) and (not reset) and R)
58     or ((not q1) and q2 and q3 and (not reset) and (not R))
59         or (q1 and (not q2) and (not q3) and (not reset) and 0 )
60         or (q1 and (not q2) and q3 and (not reset) and (not R) )
61         or ( (not q1) and (not q2) and q3 and (not reset) and (not E))
62     );
63
64     W <=  (q1 and (not q2) and q3 and (not reset) and R) ;
65
66     dff1 : myDFF port map (nq1,CLK,q1);
67     dff2 : myDFF port map (nq2,CLK,q2);
68     dff3 : myDFF port map (nq3,CLK,q3);
69
70
71 end architecture struct;

```

Final String Recognizer

Since I have implemented four individual FSMs , following I have combined all four to output '1' if any of the four strings are found .

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  -- X4,X3,X2,X1,X0: in std_logic
4  entity string_recognizer is
5  port (X: in std_logic_vector(4 downto 0) ; W: out std_logic;
6  CLK,reset: in std_logic);
7  end entity string_recognizer;
8
9  architecture struct of string_recognizer is
10
11  component GUN is
12  port (X: in std_logic_vector(4 downto 0) ; W: out std_logic;
13  CLK,reset: in std_logic);
14  end component GUN;
15
16  component BOMB is
17  port (X: in std_logic_vector(4 downto 0) ; W: out std_logic;
18  CLK,reset: in std_logic);
19  end component BOMB;
20
21  component KNIFE is
22  port (X: in std_logic_vector(4 downto 0) ; W: out std_logic;
23  CLK,reset: in std_logic);
24  end component KNIFE;
25
26  component TERROR is
27  port (X: in std_logic_vector(4 downto 0) ; W: out std_logic;
28  CLK,reset: in std_logic);
29  end component TERROR;

```

```

30
31 signal w1,w2,w3,w4: std_logic;
32 begin
33
34 gun1: GUN port map (X => X, CLK => CLK, reset => reset,W => w1);
35 bomb1: BOMB port map (X => X, CLK => CLK, reset => reset,W => w2);
36 knife1: KNIFE port map (X => X, CLK => CLK, reset => reset,W => w3);
37 terror1: TERROR port map (X => X, CLK => CLK, reset => reset,W => w4);
38
39 W <= w1 or w2 or w2 or w3 or w4;
40
41 end struct;

```

To map our string recognizer to the input string of tracefile , I have made a final DUT to be used for testbench.

```

1  -- A DUT entity is used to wrap your design.
2  library std;
3  use std.standard.all;
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7
8  entity DUT is
9      port(input_vector: in std_logic_vector(6 downto 0);
10          output_vector: out std_logic_vector(0 downto 0));
11  end entity;
12
13  architecture DutWrap of DUT is
14
15  component string_recognizer is
16  port (X: in std_logic_vector(4 downto 0) ; W: out std_logic;
17  clk,reset: in std_logic);
18  end component string_recognizer;
19
20  begin
21  dut: string_recognizer port map( X => input_vector(4 downto 0), clk => input_vector(5) , res
22  end DutWrap;

```

2 Observations

After implementing the design in code, the next major part is to simulate and test the code for a set of inputs. RTL and Gate-Level simulation was performed on the machine, as a whole. Snapshots of the same are given in Figures 5-8. The validity of the code can be ascertained by the fact that all test cases passed successfully.

For simulation, I have modified the generic testbench given below:

```

1  library std;
2  use std.textio.all;
3
4  library std;

```

```

5  use std.standard.all;
6
7  library ieee;
8  use ieee.std_logic_1164.all;
9
10 entity Testbench is
11 end entity;
12 architecture Behave of Testbench is
13
14     -----
15     -- edit the following lines to set the number of i/o's of your
16     -- DUT.
17     -----
18     constant number_of_inputs  : integer := 7;  -- # input bits to your design.
19     constant number_of_outputs : integer := 1;  -- # output bits from your design.
20
21     -- component port widths..
22     component DUT is
23     port(input_vector: in std_logic_vector(number_of_inputs-1 downto 0);
24           output_vector: out std_logic_vector(number_of_outputs-1 downto 0));
25     end component;
26
27     -- end editing.
28     -----
29     -----
30
31     signal input_vector  : bit_vector(number_of_inputs-1 downto 0);
32     signal output_vector : bit_vector(number_of_outputs-1 downto 0);
33     signal std_output_vector : std_logic_vector(number_of_outputs-1 downto 0);
34
35     -- create a constrained string outof
36     function to_string(x: string) return string is
37         variable ret_val: string(1 to x'length);
38         alias lx : string (1 to x'length) is x;
39     begin
40         ret_val := lx;
41         return(ret_val);
42     end to_string;
43
44 begin
45     process
46         variable err_flag : boolean := false;
47         File INFILE: text open read_mode is "/home/amit/Desktop/Digital_lab/string_recognizer/st
48         FILE OUTFILE: text open write_mode is "/home/amit/Desktop/Digital_lab/string_recognizer
49
50         -----
51         -- edit the next two lines to customize
52         -----
53         variable input_vector_var: bit_vector (number_of_inputs-1 downto 0);
54         variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);

```

```

55     variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
56     variable output_comp_var: bit_vector (number_of_outputs-1 downto 0);
57     constant ZZZZ : bit_vector(number_of_outputs-1 downto 0) := (others => '0');
58     -----
59
60     variable INPUT_LINE: Line;
61     variable OUTPUT_LINE: Line;
62     variable LINE_COUNT: integer := 0;
63
64
65 begin
66     while not endfile(INFILE) loop
67         -- will read a new line every 5ns, apply input,
68         -- wait for 1 ns for circuit to settle.
69         -- read output.
70
71
72         LINE_COUNT := LINE_COUNT + 1;
73
74
75         -- read input at current time.
76         readLine (INFILE, INPUT_LINE);
77         read (INPUT_LINE, input_vector_var);
78         read (INPUT_LINE, output_vector_var);
79         read (INPUT_LINE, output_mask_var);
80
81         -- apply input.
82         input_vector <= input_vector_var;
83
84         -- wait for the circuit to settle
85         wait for 150 ns;
86
87         -- check output.
88         output_comp_var := (output_mask_var and (output_vector xor output_vector_var));
89         if (output_comp_var /= ZZZZ) then
90             write(OUTPUT_LINE,to_string("ERROR: line "));
91             write(OUTPUT_LINE, LINE_COUNT);
92             writeline(OUTFILE, OUTPUT_LINE);
93             err_flag := true;
94         end if;
95
96         write(OUTPUT_LINE, input_vector);
97         write(OUTPUT_LINE, to_string(" "));
98         write(OUTPUT_LINE, output_vector);
99         writeline(OUTFILE, OUTPUT_LINE);
100
101         -- advance time by 4 ns.
102         wait for 4 ns;
103     end loop;
104

```

```

105     assert (err_flag) report "SUCCESS, all tests passed." severity note;
106     assert (not err_flag) report "FAILURE, some tests failed." severity error;
107
108     wait;
109 end process;
110
111     output_vector <= to_bitvector(std_output_vector);
112 dut_instance: DUT
113     port map(input_vector => to_stdlogicvector(input_vector), output_vector =>std_
114
115 end Behave;

```

```

Transcript
File Edit View Bookmarks Window Help

# vcom -93 -work work (/home/arnit/Academics/Digital_lab_vhdl/String_rec/../../Desktop/Digital_lab/string_recognizer/Testbench.vhd)
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:15:24 on Mar 08,2018
# vcom -reportprogress 300 -93 -work work /home/arnit/Academics/Digital_lab_vhdl/String_rec/../../Desktop/Digital_lab/string_recognizer/Testbench.vhd
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 15:15:24 on Mar 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="**acc" Testbench
# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="**acc" Testbench
# Start time: 15:15:24 on Mar 08,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(bhava)
# Loading work.dut(dutwrap)
# Loading work.string_recognizer(struct)
# Loading work.gun(struct)
# Loading work.mydff(whatdoyoucare)
# Loading work.bomb(struct)
# Loading work.knife(struct)
# Loading work.terror(struct)
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 33572 ns Iteration: 0 Instance: /testbench
#
# stdin: <EOF>
VSIM 2> run -all
VSIM 3>

```

Figure 5: RTL Simulation of the String Detector for tracefile1.txt given

```

# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 33572 ns Iteration: 0 Instance: /testbench
#
# stdin: <EOF>
VSIM 2> run -all

```

Figure 6: RTL Simulation of the String Detector for tracefile1.txt Zoomed-in




Figure 7: RTL Simulation of the String Detector for tracefile2.txt given




Figure 8: Gate level Simulation of the String Detector for tracefile1.txt given

```

** Note: SUCCESS, all tests passed.
Time: 33572 ns Iteration: 0 Instance: /testbench

```

Figure 9: Gate level Simulation of the String Detector for tracefile1.txt Zoomed-in transcript




Figure 10: Gate level Simulation of the String Detector for second tracefile2.txt given

```
# run -all
# ** Note: SUCCESS, all tests passed.
#   Time: 149072 ns Iteration: 0 Instance: /testbench
#
# stdin: <EOF>
```

Figure 11: Gate level Simulation of the String Detector for second tracefile2.txt Zoomed-in transcript




Figure 12: Initial error in Gate level Simulation of the String Detector for second tracefile2.txt Zoomed-in transcript

3 Scan-Chain Tests

We have tested the logic using the RTL simulations, emulated the CPLD performance using the gate-level simulation and burned svf file of code on the Krypton board using urjtag . Next, we need to check that the code is actually running as it is expected to, on the board. Hence, we test the uploaded code on the hardware using the scan-chain setup, as suggested in the manual using scanchain files and Tiva-C microcontroller. This setup was run on a set of two collections of text which has occurrences of the concerned string.

Results



```
Output Comparison : Success
#----- Command - 1932 : RUNTEST 1 MSEC -----#
#----- Command - 1933 : SDR 7 TDI(1B) 1 TDO(0) MASK(F) -----#
Successfully entered the input..
#----- Command - 1934 : RUNTEST 1 MSEC -----#
#----- Command - 1935 : SDR 7 TDI(3B) 1 TDO(0) MASK(0) -----#
Successfully entered the input..
Sampling out data..
----Success for 0
Output Comparison : Success
#----- Command - 1936 : RUNTEST 1 MSEC -----#
OK. All Test Cases Passed.
Transaction Complete.
```

Figure 13: Screenshot of success of the scan-chain test

Since, all the cases passed successfully at all stages and hence the complete string recognizer can be used in hardware, as required.