Experiment 4 Debouncing a switch

Amit Kumar — 16D070034 March 27, 2018

Overview

In this experiment, we implemented a Finite state machine to be used as a debouncing circuit to clean up the output of the push-button/switch as they take time to settle (typically a few milli-seconds) and during this settling period, the output may touch 0 and 1 several times which we wanted to prevent .

So, we implemented it in VHDL which was compiled on Quartus Prime, and simulated using ModelSim whichwas then uploaded to theKrypton v1.15M1270ZT144C5N CPLD-based board via svf file and urjtag and tested using a simple switch and led with oscilloscope.

1 Setup

First , We implemented a counter to generate a clock of $100~\mathrm{Hz}$ from $50\mathrm{MHz}$ and then yield that to implement debouncing FSM . All subparts are explained below :

1.1 Counter

Since CPLD has an inbuilt clock port of frequency 50MHz .So in order to use that clock for our deboucing circuit, I have made a counter to generate a lower frequency 100M Hz clock to check at intervals of 10ms. Following the code of counter to generate f/2 if input is f:

```
-----D Flip-flop for counter-----
   library ieee;
   use ieee.std_logic_1164.all;
4
   entity D_FF is
     port (D,CLK,Reset: in std_logic; q: out std_logic);
6
   end entity D_FF;
   architecture WhatDoYouCare of D_FF is
   begin
10
11
      process (CLK, Reset)
12
      begin
13
              if (Reset = '1') then
14
                  q <= '0';
           elsif CLK'event and (CLK = '1') then
16
```

```
q \ll D;
17
           end if;
18
      end process;
19
20
   end WhatDoYouCare;
21
                         -----Counter f/2-----
22
   library ieee;
23
   use ieee.std_logic_1164.all;
24
25
   entity counter is
26
   port (CLK, reset: in std_logic; Qbar: out std_logic);
27
   end entity counter;
28
29
   architecture struct of counter is
30
31
   component INVERTER is
32
           port (a: in std_logic; b : out std_logic);
33
   end component;
34
35
   component D_FF is
36
     port (D, CLK, Reset: in std_logic; q: out std_logic);
37
   end component D_FF;
38
   signal Q,Q_bar : std_logic ;
39
40
   begin
41
             dff1 : D_FF port map (D => Q_bar,CLK => CLK,Reset => reset,q => Q) ;
42
            inv1 : INVERTER port map (Q,Q_bar) ;
43
            Qbar <= Q_bar ;
44
45
   end architecture struct;
46
   Further, I have cascades 19 f/2 counters to genarate clock of frequency f/2^{19} for our purpose:
   library ieee;
   use ieee.std_logic_1164.all;
3
   entity counter2 is
4
   port (CLK, reset: in std_logic; Q: out std_logic);
5
   end entity counter2;
6
   architecture struct of counter2 is
   component counter is
10
   port (CLK, reset: in std_logic; Qbar: out std_logic);
11
   end component counter;
12
13
   signal f : std_logic_vector(18 downto 0);
14
15
   begin
16
            C1: counter port map (CLK => CLK, reset => reset, Qbar => f(0));
17
   11 : for i in 0 to 17 generate
18
```

```
begin

C: counter port map (CLK => f(i) , reset => reset ,Qbar => f(i+1));
end generate 11;

C2: counter port map (CLK => f(18) , reset => reset ,Qbar => Q);
end architecture struct;
```

1.2 Debouncing FSM

Using this 100Hz clock, I have designed a debouncing FSM which has a single input from the switch/push-button (and also a reset), and a single output which produces clean switching between 0 and 1 using two input gates, inverters and D flip-flops.

FSM Logic:

The switch output is checked every 10ms, and the output of the finite-state machine is 1 (respectively, 0) if the last two values that were checked are 1 (respectively, 0).

Using the above state representation, the encoding has been done as shown below.

State	q_0	q_1
S_0	0	0
S_1	0	1
S_2	1	0

Below is the transition table with input 'x' and putput 'y'

x	q_0	q_1	nq_0	nq_1	\mathbf{y}
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	1
1	0	0	0	1	1
1	0	1	1	0	1

VHDL code of debouncing FSM:

```
library std;
   use std.standard.all;
   library ieee;
4
   use ieee.std_logic_1164.all;
   package EE224_Components is
       component INVERTER is
            port (a: in std_logic; b : out std_logic);
       end component;
10
       component AND_2 is
11
            port (a, b: in std_logic; c : out std_logic);
12
       end component;
13
       component OR_2 is
14
            port (a, b: in std_logic; c : out std_logic);
15
       end component;
16
       component NAND_2 is
17
            port (a, b: in std_logic; c : out std_logic);
      end component;
19
```

```
component XOR_2 is
20
           port (a, b: in std_logic; c : out std_logic);
21
      end component;
22
   end EE224_Components;
23
   ------ flip-flip used in mealy FSM of debouncing------
24
   library ieee;
25
   use ieee.std_logic_1164.all;
26
27
   entity myDFF is
28
     port (D, CLK: in std_logic; Q: out std_logic);
29
   end entity myDFF;
30
31
   architecture WhatDoYouCare of myDFF is
32
   begin
33
34
      process (CLK)
35
      begin
36
           if CLK'event and (CLK = '1') then
37
                Q \ll D;
38
           end if;
      end process;
40
41
   end WhatDoYouCare;
42
   -----2 input Logic Gates------
43
   library ieee;
44
   use ieee.std_logic_1164.all;
45
   entity INVERTER is
46
     port (a: in std_logic;
47
            b: out std_logic);
48
   end entity INVERTER;
49
   architecture Behave of INVERTER is
50
   begin
51
     b <= not a;
52
   end Behave;
53
54
   library ieee;
55
   use ieee.std_logic_1164.all;
56
   entity AND_2 is
     port (a, b: in std_logic;
58
            c: out std_logic);
59
   end entity AND_2;
60
   architecture Behave of AND_2 is
61
   begin
62
     c \le a and b;
63
   end Behave;
64
65
   library ieee;
66
   use ieee.std_logic_1164.all;
67
   entity OR_2 is
     port (a, b: in std_logic;
69
```

```
c: out std_logic);
70
    end entity OR_2;
71
    architecture Behave of OR_2 is
72
    begin
73
      c <= a or b;
74
    end Behave;
75
76
    library ieee;
77
    use ieee.std_logic_1164.all;
    entity NAND_2 is
79
      port (a, b: in std_logic;
80
             c: out std_logic);
81
    end entity NAND_2;
82
    architecture Behave of NAND_2 is
83
84
    begin
      c <= not (a and b);</pre>
85
    end Behave;
86
87
    library ieee;
88
    use ieee.std_logic_1164.all;
    entity XOR_2 is
90
      port (a, b: in std_logic;
91
             c: out std_logic);
92
    end entity XOR_2;
93
    architecture Behave of XOR_2 is
    begin
95
      c <= (a xor b);
96
    end Behave;
97
98
    -----Debouncing FSM-----
99
    library ieee;
100
    use ieee.std_logic_1164.all;
101
102
    entity debounce is
103
    port (x: in std_logic; W: out std_logic;
104
    CLK,reset: in std_logic);
105
    end entity debounce;
107
    architecture struct of debounce is
108
109
    component INVERTER is
110
            port (a: in std_logic; b : out std_logic);
111
    end component;
112
113
    component AND_2 is
114
            port (a, b: in std_logic; c : out std_logic);
115
    end component;
116
117
    component OR_2 is
    port (a, b: in std_logic; c : out std_logic);
119
```

```
end component;
120
121
    component myDFF is
122
      port (D, CLK: in std_logic; Q: out std_logic);
123
    end component myDFF;
124
125
    signal nq0,nq1,q0,q1 ,x_bar , q0_bar, q1_bar ,r_bar ,s0,s1,s2 ,nq0a,nq0b,rnq0 ,nq1a,nq1b,rnq
126
127
    begin
128
          inv1 : INVERTER port map (q0,q0_bar) ;
129
          inv2 : INVERTER port map (q1,q1_bar) ;
130
          inv3 : INVERTER port map (x,x_bar) ;
131
          inv4 : INVERTER port map (reset,r_bar);
132
133
          s_0 : AND_2 port map (q0_bar,q1_bar,s0); -----State Encoding
134
          s_1 : AND_2 port map (q0_bar,q1,s1);
135
          s_2 : AND_2 port map (q0,q1_bar,s2);
136
137
          nq0_a : AND_2 port map (s1,x,nq0a) ;
138
          nq0_b : AND_2 port map (s2,x,nq0b) ;
140
          r_nq0 : OR_2 port map (nq0a,nq0b,rnq0) ;
141
142
          nq_0 : AND_2 port map (rnq0,r_bar,nq0) ;
143
          nq1_a : AND_2 port map (s0,x,nq1a) ;
145
          nq1_b : AND_2 port map (s2,x_bar,nq1b) ;
146
147
          r_nq1 : OR_2 port map (nq1a,nq1b,rnq1);
148
149
          nq_1 : AND_2 port map (rnq1,r_bar,nq1);
150
151
152
         W_r: OR_2 \text{ port map (nq0a,s2,Wr)};
153
          W1 : AND_2 port map (Wr,r_bar,W) ;
154
155
       dff2 : myDFF port map (nq1,CLK,q1);
156
157
       dff1 : myDFF port map (nq0,CLK,q0);
158
159
    end architecture struct;
160
    Final Integration of our counter and Debouncing FSM:
    library ieee;
    use ieee.std_logic_1164.all;
    entity DUT is
 4
   port (x: in std_logic ; W: out std_logic;
   CLK,reset: in std_logic);
    end entity DUT;
```

```
architecture struct of DUT is
9
10
   component counter2 is
11
   port (CLK, reset: in std_logic; Q: out std_logic);
12
   end component counter2;
13
14
   component debounce is
15
   port (x: in std_logic ; W: out std_logic;
16
   CLK,reset: in std_logic);
17
   end component debounce;
18
19
   signal Q: std_logic ;
20
21
22
   begin
23
   count: counter2 port map (CLK => CLK ,reset => reset , Q => Q );
24
25
   debou: debounce port map (x,W,Q,reset);
26
27
   end architecture struct;
28
```

2 Observations

After implementing the design in code, the next major part is to simulate and test the code for a set of inputs. RTL simulation was performed on the machine to validate the implementation.




Figure 1: Working of counter for generating $100 \ Hz$




Figure 2: Simulation of debouncer for a particular test case

3 DSO Testing

We have tested the logic using the RTL simulations, then done pin planning and burned svf file of code on the Krypton board using urjtag . Next, we need to check that the code is actually running as it is expected to, on the board. Hence we connected an additional LED and switch and observed on oscilloscope.




Figure 3: Debounced output

P.S: In above figure , Initial is not a bounce , it appears as time scale is 100 ms and input was 0 for past $20\mathrm{ms}$.