Experiment 3 String Recognizer

Amit Kumar — 16D070034 March 18, 2018

Overview

In this experiment, we have implemented a *string recognizer* (A sequential circuit using mealy FSM) that can identify the occurrence of the following words.

- bomb
- gun
- knife
- terror

The VHDL code was compiled on Quartus Prime, and simulated using ModelSim which was then uploaded to the $Krypton\ v1.1\ 5M1270ZT144C5N$ CPLD-based board via svf file and urjtag.

1 Setup

The english alphabet is represented by 5 bits ($\lceil log_2(26) \rceil$), and a bit each for *clock* and *reset* results in 7 input bits which were encoded by converting alphabet position (1-26) to 5-bit binary, for simplicity. I have implemented recognizer for each string individually using FSM mealy model then combined all entities to detect the presence of all four strings.

1.1 GUN Recognizer




Figure 1: Automata Representation for GUN

Using the above state representation, the encoding has been done as shown below.

State	q_1	q_2
ϕ	0	0
g	0	1
gu	1	0

Following the above state encoding and FSM design (Figure), the code for detecting gun is given below.

```
------GUNMAN------
   library ieee;
   use ieee.std_logic_1164.all;
4
   entity GUN is
   port (x: in std_logic_vector(4 downto 0); W: out std_logic;
6
   CLK,reset: in std_logic);
   end entity GUN;
   architecture struct of GUN is
10
11
   component myDFF is
12
     port (D, CLK: in std_logic; Q: out std_logic);
13
   end component myDFF;
14
15
   signal nq1,nq2,q1,q2,U,G,N : std_logic ;
16
17
   begin
18
             -----alphabet encoding------
19
           G \leftarrow (\text{not } x(4)) \text{ and } (\text{not } x(3)) \text{ and } x(2) \text{ and } x(1) \text{ and } x(0));
20
           U \leftarrow (x(4) \text{ and (not } x(3)) \text{ and } x(2) \text{ and (not } x(1)) \text{ and } x(0));
21
```

```
\mathbb{N} \leftarrow (\text{(not } x(4)) \text{ and } x(3) \text{ and } x(2) \text{ and } x(1) \text{ and (not } x(0)));
22
23
        nq1 \ll ((not q1) and q2 and (not reset) and U)
24
                       (q1 and (not q2) and (not reset) and (not N) );
25
26
             nq2 \le ((not q1) and (not q2) and (not reset) and G)
27
                      or ((not reset) and (not q1) and q2 and (not U) );
28
              (q1 and (not q2) and N and (not reset));
30
31
       dff2 : myDFF port map (nq2,CLK,q2);
32
33
       dff1 : myDFF port map (nq1,CLK,q1);
34
   end architecture struct;
36
```

1.2 Bomb Fecognizer

FSM transition diagram is shown below:




Figure 2: Automata Representation for BOMB

As a notation in the above figure, the text on each edge of the graph a/b represents input a to the machine, and output b of the machine.

State	q_1	q_2
φ	0	0
b	0	1
bo	1	0
bom	1	1

Following the above state assignment and FSM design (Figure 1), the code for detecting bomb is given below.

```
--library ieee;
   --use ieee.std_logic_1164.all;
    --entity myDFF is
4
    -- port (D, CLK: in std_logic; Q: out std_logic);
    --end entity myDFF;
    --architecture WhatDoYouCare of myDFF is
    --begin
9
10
         process (CLK)
11
         begin
12
               if CLK'event and (CLK = '1') then
13
                     Q \ll D;
14
15
               end if;
         end process;
16
17
    --end WhatDoYouCare;
18
                                   -----Bomb-----
   library ieee;
   use ieee.std_logic_1164.all;
21
22
   entity BOMB is
23
   port (x: in std_logic_vector(4 downto 0); W: out std_logic;
24
   CLK,reset: in std_logic);
   end entity BOMB;
27
   architecture struct of BOMB is
28
29
   component myDFF is
30
      port (D, CLK: in std_logic; Q: out std_logic);
31
   end component myDFF;
32
33
   signal nq1,nq2,q1,q2,B,0,M : std_logic ;
34
35
   begin
36
             B \le (\text{(not } x(4)) \text{ and (not } x(3)) \text{ and (not } x(2)) \text{ and } x(1) \text{ and (not } x(0)));
37
             0 \le ((\text{not } x(4)) \text{ and } x(3) \text{ and } x(2) \text{ and } x(1) \text{ and } x(0));
38
            M \le (\text{not } x(4)) \text{ and } x(3) \text{ and } x(2) \text{ and } (\text{not } x(1)) \text{ and } x(0));
39
40
        nq1 <= (
41
                     ((not q1) and q2 and (not reset) and 0 )
42
                 or (q1 and (not q2) and (not reset) and (not M) )
43
                 or (q1 and (not q2) and (not reset) and M)
44
                 or (q1 and q2 and (not reset) and (not B))
45
                  );
46
47
        nq2 \ll (
                     ((not q1) and (not q2) and (not reset) and B)
48
                      or ((not q1) and q2 and (not reset) and (not 0) )
49
                      or (q1 and (not q2) and (not reset) and M)
50
```

```
or (q1 and q2 and (not reset) and (not B))
;

W <= (q1 and q2 and (not reset) and B);

dff2 : myDFF port map (nq2,CLK,q2);

dff1 : myDFF port map (nq1,CLK,q1);

end architecture struct;
```

1.3 Knife Recognizer




Figure 3: Automata Representation for KNIFE

Going with the above state representation, the encoding requires 3 bits (5 states), and hence I have shown encoding below.

State	q_1	q_2	q_3
ϕ	0	0	0
k	0	0	1
kn	0	1	0
kni	0	1	1
knif	1	0	0

Following the above state assignment and FSM design (Figure 3), the code for detecting knife is given below.

```
1 ------
2 library ieee;
3 use ieee.std_logic_1164.all;
4
```

```
entity KNIFE is
    port (x: in std_logic_vector(4 downto 0); W: out std_logic;
    CLK,reset: in std_logic);
    end entity KNIFE;
    architecture struct of KNIFE is
10
11
    component myDFF is
12
       port (D, CLK: in std_logic; Q: out std_logic);
13
    end component myDFF;
14
15
    signal nq1,nq2,nq3,q1,q2,q3,K,N,I,F,E: std_logic ;
16
17
    begin
18
              K \le (\text{(not } x(4)) \text{ and } x(3) \text{ and (not } x(2)) \text{ and } x(1) \text{ and } x(0));
19
              N \le (\text{(not } x(4)) \text{ and } x(3) \text{ and } x(2) \text{ and } x(1) \text{ and (not } x(0)));
20
              I \le ((\text{not } x(4)) \text{ and } x(3) \text{ and } (\text{not } x(2)) \text{ and } (\text{not } x(1)) \text{ and } x(0));
21
              F \le ((\text{not } x(4)) \text{ and } (\text{not } x(3)) \text{ and } x(2) \text{ and } x(1) \text{ and } (\text{not } x(0)));
22
              E \le ((\text{not } x(4)) \text{ and } (\text{not } x(3)) \text{ and } x(2) \text{ and } (\text{not } x(1)) \text{ and } x(0));
23
24
               --not_K \ll (x(4) \text{ or } (not \ x(3)) \text{ or } x(2) \text{ or } (not \ x(1)) \text{ or } (not \ x(0)));
25
               --not_N \le (x(4) \text{ or } (not \ x(3)) \text{ or } (not \ x(2)) \text{ or } (not \ x(1)) \text{ or } x(0));
26
               --not_I = (x(4) \text{ or } (not \ x(3)) \text{ or } (not \ x(2)) \text{ or } x(1) \text{ or } (not \ x(0)));
27
               --not_F \le (x(4) \text{ or } x(3) \text{ or } (not \ x(2)) \text{ or } (not \ x(1)) \text{ or } x(0));
28
               --not_E \le (x(4) \text{ or } x(3) \text{ or } (not \ x(2)) \text{ or } x(1) \text{ or } (not \ x(0)));
               --not\_K, not\_N, not\_I, not\_F, not\_E
31
32
         nq1 \ll (
33
                        ((not q1) and q2 and q3 and (not reset) and F)
34
                    or (q1 and (not q2) and (not q3) and (not reset) and (not E))
35
                     );
36
37
              nq2 \ll (
38
                             ((not q1) and (not q2) and q3 and (not reset) and N)
39
                         or ((not q1) and q2 and (not q3) and (not reset) and I )
40
                         or ((not q1) and q2 and (not q3) and (not reset) and (not I))
41
              or ((not q1) and q2 and q3 and (not reset) and (not F))
42
                         );
43
              nq3 <= (
44
                               ((not q1) and (not q2) and (not q3) and (not reset) and K )
45
                         or ((not q1) and (not q2) and q3 and (not reset) and (not N) )
46
                         or ((not q1) and q2 and (not q3) and (not reset) and I)
47
              or ((not q1) and q2 and q3 and (not reset) and (not F))
48
                         ) ;
49
50
                 (q1 and (not q2) and (not q3) and (not reset) and E);
51
52
         dff1 : myDFF port map (nq1,CLK,q1);
         dff2 : myDFF port map (nq2,CLK,q2);
54
```

```
dff3 : myDFF port map (nq3,CLK,q3);

6

7

8 end architecture struct;

69
```

1.4 Terror Recognizer




Figure 4: Automata Representation for TERROR

Going with the above state representation, the encoding requires 3 bits (6 states), and hence I used following for encoding the states.

State	q_1	q_2	q_3
ϕ	0	0	0
t	0	0	1
te	0	1	0
ter	0	1	1
terr	1	0	0
terro	1	0	1

Following the above state assignment and FSM design (Figure 4), the code for detecting terror is given below.

```
1 --library ieee;
2 --use ieee.std_logic_1164.all;
3 --
4 --entity myDFF is
5 -- port (D, CLK: in std_logic; Q: out std_logic);
```

```
--end entity myDFF;
6
    --architecture WhatDoYouCare of myDFF is
    --begin
9
10
         process (CLK)
11
          begin
12
                if CLK'event and (CLK = '1') then
                      Q \ll D;
14
                end if;
15
          end process;
16
17
    --end WhatDoYouCare;
18
    library ieee;
20
    use ieee.std_logic_1164.all;
21
22
    entity TERROR is
23
    port (x: in std_logic_vector(4 downto 0); W: out std_logic;
24
    CLK,reset: in std_logic);
    end entity TERROR;
26
27
    architecture struct of TERROR is
28
29
    component myDFF is
30
      port (D, CLK: in std_logic; Q: out std_logic);
31
    end component myDFF;
32
33
    signal nq1,nq2,nq3,q1,q2,q3,T,E,0,R: std_logic ;
34
35
    begin
36
        T \le (x(4) \text{ and (not } x(3)) \text{ and } x(2) \text{ and (not } x(1)) \text{ and (not } x(0)));
37
             E \le ((\text{not } x(4)) \text{ and } (\text{not } x(3)) \text{ and } x(2) \text{ and } (\text{not } x(1)) \text{ and } x(0));
38
             0 \le ((\text{not } x(4)) \text{ and } x(3) \text{ and } x(2) \text{ and } x(1) \text{ and } x(0));
39
             R \le (x(4) \text{ and (not } x(3)) \text{ and (not } x(2)) \text{ and } x(1) \text{ and (not } x(0)));
40
41
        nq1 \ll (
42
                      ((not q1) and q2 and q3 and (not reset) and R)
43
                  or (q1 and (not q2) and (not q3) and (not reset) and (not 0))
44
                  or (q1 and (not q2) and (not q3) and (not reset) and 0)
45
                  or (q1 and (not q2) and q3 and (not reset) and (not R))
46
                   );
47
48
             nq2 \ll (
49
                           ((not q1) and (not q2) and q3 and (not reset) and E)
50
                       or ((not q1) and q2 and (not q3) and (not reset) and R)
51
                       or ((not q1) and q2 and (not q3) and (not reset) and (not R))
52
             or ((not q1) and q2 and q3 and (not reset) and (not R))
53
                       ) ;
             nq3 <= (
55
```

```
((not q1) and (not q2) and (not q3) and (not reset) and T)
56
                     or ((not q1) and q2 and (not q3) and (not reset) and R)
57
          or ((not q1) and q2 and q3 and (not reset) and (not R))
58
                     or (q1 and (not q2) and (not q3) and (not reset) and 0 )
59
                     or (q1 and (not q2) and q3 and (not reset) and (not R) )
60
                     or ((not q1) and (not q2) and q3 and (not reset) and (not E))
61
                     );
62
        W \leftarrow (q1 \text{ and (not } q2) \text{ and } q3 \text{ and (not reset) and } R);
64
65
        dff1 : myDFF port map (nq1,CLK,q1);
66
        dff2 : myDFF port map (nq2,CLK,q2);
67
        dff3 : myDFF port map (nq3,CLK,q3);
68
70
   end architecture struct;
71
```

Final String Recognizer

Since I have implemented four individual FSMs , following I have combined all four to output '1' if any of the four strings are found .

```
library ieee;
   use ieee.std_logic_1164.all;
   -- X4, X3, X2, X1, X0: in std_logic
    entity string_recognizer is
4
   port (X: in std_logic_vector(4 downto 0); W: out std_logic;
   CLK,reset: in std_logic);
   end entity string_recognizer;
   architecture struct of string_recognizer is
9
10
   component GUN is
11
   port (X: in std_logic_vector(4 downto 0); W: out std_logic;
12
   CLK,reset: in std_logic);
13
   end component GUN;
15
   component BOMB is
16
   port (X: in std_logic_vector(4 downto 0); W: out std_logic;
17
   CLK,reset: in std_logic);
18
   end component BOMB;
19
   component KNIFE is
21
   port (X: in std_logic_vector(4 downto 0); W: out std_logic;
22
   CLK,reset: in std_logic);
23
   end component KNIFE;
24
   component TERROR is
   port (X: in std_logic_vector(4 downto 0); W: out std_logic;
27
   CLK,reset: in std_logic);
28
   end component TERROR;
29
```

```
30
   signal w1,w2,w3,w4: std_logic;
31
   begin
32
33
   gun1: GUN port map (X => X, CLK => CLK, reset => reset,W => w1);
34
   bomb1: BOMB port map (X => X, CLK => CLK, reset => reset, W => w2);
35
   knife1: KNIFE port map (X => X, CLK => CLK, reset => reset,W => w3);
36
   terror1: TERROR port map (X => X, CLK => CLK, reset => reset,W => w4);
37
   W \le w1 or w2 or w3 or w4;
39
40
   end struct;
41
```

To map our string recognizer to the input string of tracefile, I have made a final DUT to be used for testbench.

```
-- A DUT entity is used to wrap your design.
   library std;
   use std.standard.all;
4
   library ieee;
5
   use ieee.std_logic_1164.all;
6
   entity DUT is
      port(input_vector: in std_logic_vector(6 downto 0);
9
                   output_vector: out std_logic_vector(0 downto 0));
10
   end entity;
11
12
   architecture DutWrap of DUT is
13
14
   component string_recognizer is
15
   port (X: in std_logic_vector(4 downto 0); W: out std_logic;
16
   clk,reset: in std_logic);
17
   end component string_recognizer;
18
19
   begin
20
   dut: string_recognizer port map( X => input_vector(4 downto 0), clk => input_vector(5) , re-
21
   end DutWrap;
```

2 Observations

After implementing the design in code, the next major part is to simulate and test the code for a set of inputs. RTL and Gate-Level simulation was performed on the machine, as a whole. Snapshots of the same are given in Figures 5-8. The validity of the code can be ascertained by the fact that all test cases passed successfully.

For simulation, I have modified the generic testbench given below:

```
library std;
use std.textio.all;
library std;
```

```
use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
   entity Testbench is
10
   end entity;
11
   architecture Behave of Testbench is
13
14
     -- edit the following lines to set the number of i/o's of your
15
     -- DUT.
16
17
     constant number_of_inputs : integer := 7; -- # input bits to your design.
18
     constant number_of_outputs : integer := 1; -- # output bits from your design.
19
20
     -- component port widths...
21
     component DUT is
22
      port(input_vector: in std_logic_vector(number_of_inputs-1 downto 0);
23
                   output_vector: out std_logic_vector(number_of_outputs-1 downto 0));
24
     end component;
25
26
     -- end editing.
27
28
     signal input_vector : bit_vector(number_of_inputs-1 downto 0);
31
     signal output_vector : bit_vector(number_of_outputs-1 downto 0);
32
     signal std_output_vector : std_logic_vector(number_of_outputs-1 downto 0);
33
34
     -- create a constrained string outof
35
     function to_string(x: string) return string is
36
         variable ret_val: string(1 to x'length);
37
         alias lx : string (1 to x'length) is x;
38
     begin
39
         ret_val := lx;
40
         return(ret_val);
41
     end to_string;
42
43
   begin
44
     process
45
       variable err_flag : boolean := false;
46
       File INFILE: text open read_mode is "/home/amit/Desktop/Digital_lab/string_recognizer/s"
47
       FILE OUTFILE: text open write_mode is "/home/amit/Desktop/Digital_lab/string_recognize:
48
49
50
        -- edit the next two lines to customize
51
       variable input_vector_var: bit_vector (number_of_inputs-1 downto 0);
       variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);
54
```

```
variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
55
        variable output_comp_var: bit_vector (number_of_outputs-1 downto 0);
56
        constant ZZZZ : bit_vector(number_of_outputs-1 downto 0) := (others => '0');
57
58
59
        variable INPUT_LINE: Line;
60
        variable OUTPUT_LINE: Line;
61
        variable LINE_COUNT: integer := 0;
62
63
64
      begin
65
        while not endfile(INFILE) loop
66
               -- will read a new line every 5ns, apply input,
67
               -- wait for 1 ns for circuit to settle.
68
               -- read output.
69
70
71
               LINE_COUNT := LINE_COUNT + 1;
72
73
               -- read input at current time.
75
               readLine (INFILE, INPUT_LINE);
76
               read (INPUT_LINE, input_vector_var);
77
               read (INPUT_LINE, output_vector_var);
78
               read (INPUT_LINE, output_mask_var);
               -- apply input.
81
               input_vector <= input_vector_var;</pre>
82
83
               -- wait for the circuit to settle
84
               wait for 150 ns;
85
86
               -- check output.
87
               output_comp_var := (output_mask_var and (output_vector xor output_vector_var));
88
               if (output_comp_var /= ZZZZ) then
89
                  write(OUTPUT_LINE, to_string("ERROR: line "));
90
                  write(OUTPUT_LINE, LINE_COUNT);
91
                  writeline(OUTFILE, OUTPUT_LINE);
92
                  err_flag := true;
93
               end if;
94
95
               write(OUTPUT_LINE, input_vector);
96
               write(OUTPUT_LINE, to_string(" "));
97
               write(OUTPUT_LINE, output_vector);
98
               writeline(OUTFILE, OUTPUT_LINE);
99
100
               -- advance time by 4 ns.
101
102
               wait for 4 ns;
        end loop;
103
104
```

```
assert (err_flag) report "SUCCESS, all tests passed." severity note;
105
        assert (not err_flag) report "FAILURE, some tests failed." severity error;
106
107
        wait;
108
      end process;
109
110
             output_vector <= to_bitvector(std_output_vector);</pre>
111
      dut_instance: DUT
                  port map(input_vector => to_stdlogicvector(input_vector), output_vector =>std_
113
114
    end Behave;
115
```




Figure 5: RTL Simulation of the String Detector for tracefile1.txt given

```
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 33572 ns Iteration: 0 Instance: /testbench
#
# stdin: <EOF>
VSIM 2> run -all
```

Figure 6: RTL Simulation of the String Detector for tracefile1.txt Zoomed-in




Figure 7: RTL Simulation of the String Detector for tracefile2.txt given




Figure 8: Gate level Simulation of the String Detector for tracefile1.txt given

```
** Note: SUCCESS, all tests passed.
Time: 33572 ns Iteration: 0 Instance: /testbench
```

Figure 9: Gate level Simulation of the String Detector for tracefile1.txt Zoomed-in transcript




Figure 10: Gate level Simulation of the String Detector for second tracefile2.txt given

```
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 149072 ns Iteration: 0 Instance: /testbench
#
# stdin: <EOF>
```

Figure 11: Gate level Simulation of the String Detector for second tracefile2.txt Zoomed-in transcript




Figure 12: Initial error in Gate level Simulation of the String Detector for second tracefile2.txt Zoomed-in transcript

3 Scan-Chain Tests

We have tested the logic using the RTL simulations, emulated the CPLD performance using the gate-level simulation and burned svf file of code on the Krypton board using urjtag . Next, we need to check that the code is actually running as it is expected to, on the board. Hence, we test the uploaded code on the hardware using the scan-chain setup, as suggested in the manual using scanchain files and Tiva-C microcontroller. This setup was run on a set of two collections of text which has occurrences of the concerned string.

Results

```
Output Comparison: Success
#----- Command - 1932: RUNTEST 1 MSEC -----#

#----- Command - 1933: SDR 7 TDI(1B) 1 TDO(0) MASK(F) -----#

Successfully entered the input..
#----- Command - 1934: RUNTEST 1 MSEC -----#

#----- Command - 1935: SDR 7 TDI(3B) 1 TDO(0) MASK(0) -----#

Successfully entered the input..
Sampling out data..
----- Success for 0
Output Comparison: Success
#----- Command - 1936: RUNTEST 1 MSEC -----#

OK. All Test Cases Passed.
Transaction Complete.
```

Figure 13: Screenshot of success of the scan-chain test

Since, all the cases passed successfully at all stages and hence the complete string recognizer can be used in hardware, as required.