

Experiment 4

Debouncing a switch

Amit Kumar — 16D070034

March 27, 2018

Overview

In this experiment, we implemented a Finite state machine to be used as a debouncing circuit to clean up the output of the push-button/switch as they take time to settle (typically a few milli-seconds) and during this settling period, the output may touch 0 and 1 several times which we wanted to prevent .

So, we implemented it in VHDL which was compiled on Quartus Prime, and simulated using ModelSim which was then uploaded to the Krypton v1.15M1270ZT144C5N CPLD-based board via svf file and urjtag and tested using a simple switch and led with oscilloscope.

1 Setup

First , We implemented a counter to generate a clock of 100 Hz from 50MHz and then used that to implement debouncing FSM . All subparts are explained below :

1.1 Counter

Since CPLD has an inbuilt clock port of frequency 50MHz .So in order to use that clock for our debouncing circuit, I have made a counter to generate a lower frequency 100M Hz clock to check at intervals of 10ms. Following the code of counter to generate $f/2$ if input is f :

```
1  -----D Flip-flop for counter-----
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity D_FF is
6      port (D,CLK,Reset: in std_logic; q: out std_logic);
7  end entity D_FF;
8
9  architecture WhatDoYouCare of D_FF is
10 begin
11
12     process (CLK,Reset)
13     begin
14         if (Reset = '1') then
15             q <= '0' ;
16         elsif CLK'event and (CLK = '1') then
```

```

17         q <= D;
18     end if;
19 end process;
20
21 end WhatDoYouCare;
22 -----Counter  $f/2$ -----
23 library ieee;
24 use ieee.std_logic_1164.all;
25
26 entity counter is
27 port (CLK, reset: in std_logic; Qbar: out std_logic);
28 end entity counter;
29
30 architecture struct of counter is
31
32     component INVERTER is
33         port (a: in std_logic; b : out std_logic);
34     end component;
35
36     component D_FF is
37         port (D, CLK,Reset: in std_logic; q: out std_logic);
38     end component D_FF;
39     signal Q,Q_bar : std_logic ;
40
41 begin
42         dff1 : D_FF port map (D => Q_bar,CLK => CLK,Reset => reset,q => Q) ;
43         inv1 : INVERTER port map (Q,Q_bar) ;
44         Qbar <= Q_bar ;
45
46 end architecture struct;

```

Further, I have cascades 19 $f/2$ counters to generate clock of frequency $f/2^{19}$ for our purpose :

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity counter2 is
5  port (CLK, reset: in std_logic; Q: out std_logic);
6  end entity counter2;
7
8  architecture struct of counter2 is
9
10     component counter is
11     port (CLK, reset: in std_logic; Qbar: out std_logic);
12     end component counter;
13
14     signal f : std_logic_vector(18 downto 0) ;
15
16 begin
17         C1: counter port map (CLK => CLK , reset => reset ,Qbar => f(0));
18 l1 : for i in 0 to 17 generate

```

```

19  begin
20      C: counter port map (CLK => f(i) , reset => reset ,Qbar => f(i+1));
21  end generate l1;
22      C2: counter port map (CLK => f(18) , reset => reset ,Qbar => Q);
23  end architecture struct;

```

1.2 Debouncing FSM

Using this 100Hz clock, I have designed a debouncing FSM which has a single input from the switch/push-button (and also a reset), and a single output which produces clean switching between 0 and 1 using two input gates, inverters and D flip-flops.

FSM Logic :

The switch output is checked every 10ms, and the output of the finite-state machine is 1 (respectively, 0) if the last two values that were checked are 1 (respectively, 0).

Using the above state representation, the encoding has been done as shown below.

| State | q_0 | q_1 |
|-------|-------|-------|
| S_0 | 0 | 0 |
| S_1 | 0 | 1 |
| S_2 | 1 | 0 |

Below is the transition table with input 'x' and putput 'y'

| x | q_0 | q_1 | nq_0 | nq_1 | y |
|---|-------|-------|--------|--------|---|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |

VHDL code of debouncing FSM :

```

1  library std;
2  use std.standard.all;
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6
7  package EE224_Components is
8      component INVERTER is
9          port (a: in std_logic; b : out std_logic);
10     end component;
11     component AND_2 is
12         port (a, b: in std_logic; c : out std_logic);
13     end component;
14     component OR_2 is
15         port (a, b: in std_logic; c : out std_logic);
16     end component;
17     component NAND_2 is
18         port (a, b: in std_logic; c : out std_logic);
19     end component;

```

```

20     component XOR_2 is
21         port (a, b: in std_logic; c : out std_logic);
22     end component;
23 end EE224_Components;
24 -----D flip-flop used in mealy FSM of debouncing-----
25 library ieee;
26 use ieee.std_logic_1164.all;
27
28 entity myDFF is
29     port (D, CLK: in std_logic; Q: out std_logic);
30 end entity myDFF;
31
32 architecture WhatDoYouCare of myDFF is
33 begin
34
35     process (CLK)
36     begin
37         if CLK'event and (CLK = '1') then
38             Q <= D;
39         end if;
40     end process;
41
42 end WhatDoYouCare;
43 -----2 input Logic Gates-----
44 library ieee;
45 use ieee.std_logic_1164.all;
46 entity INVERTER is
47     port (a: in std_logic;
48           b: out std_logic);
49 end entity INVERTER;
50 architecture Behave of INVERTER is
51 begin
52     b <= not a;
53 end Behave;
54
55 library ieee;
56 use ieee.std_logic_1164.all;
57 entity AND_2 is
58     port (a, b: in std_logic;
59           c: out std_logic);
60 end entity AND_2;
61 architecture Behave of AND_2 is
62 begin
63     c <= a and b;
64 end Behave;
65
66 library ieee;
67 use ieee.std_logic_1164.all;
68 entity OR_2 is
69     port (a, b: in std_logic;

```

```

70         c: out std_logic);
71 end entity OR_2;
72 architecture Behave of OR_2 is
73 begin
74     c <= a or b;
75 end Behave;
76
77 library ieee;
78 use ieee.std_logic_1164.all;
79 entity NAND_2 is
80     port (a, b: in std_logic;
81           c: out std_logic);
82 end entity NAND_2;
83 architecture Behave of NAND_2 is
84 begin
85     c <= not (a and b);
86 end Behave;
87
88 library ieee;
89 use ieee.std_logic_1164.all;
90 entity XOR_2 is
91     port (a, b: in std_logic;
92           c: out std_logic);
93 end entity XOR_2;
94 architecture Behave of XOR_2 is
95 begin
96     c <= (a xor b);
97 end Behave;
98
99 -----Debouncing FSM-----
100 library ieee;
101 use ieee.std_logic_1164.all;
102
103 entity debounce is
104 port (x: in std_logic ; W: out std_logic;
105       CLK,reset: in std_logic);
106 end entity debounce;
107
108 architecture struct of debounce is
109
110 component INVERTER is
111     port (a: in std_logic; b : out std_logic);
112 end component;
113
114 component AND_2 is
115     port (a, b: in std_logic; c : out std_logic);
116 end component;
117
118 component OR_2 is
119     port (a, b: in std_logic; c : out std_logic);

```

```

120 end component;
121
122 component myDFF is
123     port (D, CLK: in std_logic; Q: out std_logic);
124 end component myDFF;
125
126 signal nq0,nq1,q0,q1 ,x_bar , q0_bar, q1_bar ,r_bar ,s0,s1,s2 ,nq0a,nq0b,rnq0 ,nq1a,nq1b,rnq1;
127
128 begin
129     inv1 : INVERTER port map (q0,q0_bar) ;
130     inv2 : INVERTER port map (q1,q1_bar) ;
131     inv3 : INVERTER port map (x,x_bar) ;
132     inv4 : INVERTER port map (reset,r_bar);
133
134     s_0 : AND_2 port map (q0_bar,q1_bar,s0); -----State Encoding
135     s_1 : AND_2 port map (q0_bar,q1,s1);
136     s_2 : AND_2 port map (q0,q1_bar,s2);
137 -----
138     nq0_a : AND_2 port map (s1,x,nq0a) ;
139     nq0_b : AND_2 port map (s2,x,nq0b) ;
140
141     r_nq0 : OR_2 port map (nq0a,nq0b,rnq0) ;
142
143     nq_0 : AND_2 port map (rnq0,r_bar,nq0) ;
144 -----
145     nq1_a : AND_2 port map (s0,x,nq1a) ;
146     nq1_b : AND_2 port map (s2,x_bar,nq1b) ;
147
148     r_nq1 : OR_2 port map (nq1a,nq1b,rnq1) ;
149
150     nq_1 : AND_2 port map (rnq1,r_bar,nq1) ;
151 -----
152
153     W_r : OR_2 port map (nq0a,s2,Wr) ;
154     W1 : AND_2 port map (Wr,r_bar,W) ;
155
156     dff2 : myDFF port map (nq1,CLK,q1);
157
158     dff1 : myDFF port map (nq0,CLK,q0);
159
160 end architecture struct;

```

Final Integration of our counter and Debouncing FSM :

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity DUT is
5     port (x: in std_logic ; W: out std_logic;
6     CLK,reset: in std_logic);
7 end entity DUT;

```





Figure 2: Simulation of debouncer for a particular test case

3 DSO Testing

We have tested the logic using the RTL simulations, then done pin planning and burned svf file of code on the Krypton board using urjtag. Next, we need to check that the code is actually running as it is expected to, on the board. Hence we connected an additional LED and switch and observed on oscilloscope.




Figure 3: Debounced output

P.S: In above figure , Initial is not a bounce , it appears as time scale is 100 ms and input was 0 for past 20ms .