Experiment 2 Eight-Bit ALU Design

Amit Kumar,16D070034 March 5, 2018

1 Overview of the experiment

ALU (Arithmetic Logic Unit) is a important unit which can perform simple arithmetic and logical operations. In this experiment I have designed a 8-bit ALU which performs the following task:

- Addition
- Substraction
- Logical Right-Shift
- Logical Left-Shift

The code was compiled on ALTERA Quartus Prime, and simulated using ModelSim which was then uploaded to the Krypton v1.1 5M1270ZT144C5N CPLD-based board.

2 Experiment setup & approach

We implemented the above operations step by step starting from basic logic gates which is mentioned in particular sections later.

We have to do these operations on two eight numbers. So there are two 8-bit inputs X and Y, and it produces an 8-bit output Z. The operation to be

performed is selected by a 2-bit operation code (opcode). The functionality of the ALU based on the op code bits is shown in Table 1.

Op Code(opcode)	Operation	result
00	Addition	Z = X + Y
01	Substraction	Z = X - Y
10	Logical Right-Shift	$Z = X \gg Y$
11	Logical Left-Shift	$Z = X \ll Y$

Table 1: Op-codes for the ALU

2.1 Addition

For Addition, I designed **half adder** which takes two bits as input and gives their sum bit and carry bit .

```
Logic:
```

```
s_o = a \oplus b, c_o = a.b
```

Half Adder

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
   package EE224_Components is
            component AND_2 is
9
            port (a, b: in std_logic; c : out std_logic);
10
       end component;
11
12
       component XOR_2 is
13
            port (a, b: in std_logic; c : out std_logic);
14
       end component;
15
16
    end EE224_Components;
17
18
19
20
   library ieee;
21
   use ieee.std_logic_1164.all;
```

```
entity AND_2 is
23
      port (a, b: in std_logic;
24
             c: out std_logic);
25
   end entity AND_2;
    architecture Behave of AND_2 is
27
    begin
28
      c \le a and b;
29
    end Behave;
30
31
   library ieee;
32
    use ieee.std_logic_1164.all;
33
    entity XOR_2 is
34
      port (a, b: in std_logic;
35
              c: out std_logic);
36
    end entity XOR_2;
37
    architecture Behave of XOR_2 is
38
   begin
39
      c <= (a xor b);
40
   end Behave;
41
42
   library ieee;
44
    -- std_logic type and associated functions.
   use ieee.std_logic_1164.all;
46
47
   library work;
48
    -- package of component declarations..
49
   use work.EE224_Components.all;
50
51
    entity HalfBitAdder is
52
       port(x0,y0: in std_logic;
53
            s0,c0: out std_logic);
54
   end entity;
55
    architecture Struct of HalfBitAdder is
56
      -- signal w, z: std_logic;
57
    begin
58
       output: XOR_2 port map (a => x0, b => y0, c => s0);
59
60
       carry: AND_2 port map (a \Rightarrow x0, b \Rightarrow y0, c \Rightarrow c0);
61
   end Struct;
```

I used two half adders to make a **full adder** which takes three inputs (two bits to be added and a $\operatorname{carry}_{in}$ bit and gives their sum and carry bit. Logic:

$$s_o = a \oplus b \oplus c_{in}, c_o = ab + bc_{in} + ac_{in}$$

Full Adder

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
5
   entity FullBitAdder is
     port (a, b, cin: in std_logic;
8
             sum, cout: out std_logic);
9
   end entity FullBitAdder;
10
11
   architecture Struct of FullBitAdder is
12
13
   component HalfBitAdder is
      port(x0,y0: in std_logic;
15
            s0,c0: out std_logic);
16
   end component;
17
   signal o1, c1, c2: std_logic;
18
   begin
19
     HA1: HalfBitAdder port map (x0 => a, y0 => b, s0 => o1, c0 => c1);
     HA2: HalfBitAdder port map (x0 => o1, y0 => cin, s0 => sum, c0 => c2);
21
   cout <= c1 or c2 ;</pre>
23
   end Struct;
```

Finally I used a series of full adders to implement add eight bits and outputs their sum.

Eight Bit Adder

```
library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all;
```

```
entity EightBitAdder is
     port (x,y: in std_logic_vector(7 downto 0) ;
             sum: out std_logic_vector(7 downto 0) );
   end entity EightBitAdder;
10
11
   architecture Struct of EightBitAdder is
12
13
   component FullBitAdder is
14
15
     port (a, b, cin: in std_logic;
             sum, cout: out std_logic);
16
   end component FullBitAdder;
17
18
   signal co: std_logic_vector(6 downto 0);
19
   signal cot: std_logic ;
20
21
   FA1: FullBitAdder port map (a =>x(0), b =>y(0), cin =>\frac{0}{0}, sum =>x(0), cout => x(0);
   g1: for i in 0 to 5 generate
23
24
   begin
     FA: FullBitAdder port map (a =>x(i+1), b =>y(i+1), cin =>co(i), sum =>sum(i+1),
25
   cout => co(i+1));
   end generate g1;
27
   FA2: FullBitAdder port map (a =>x(7), b =>y(7), cin => co(6), sum =>sum(7), cout => cot);
   end Struct;
```

2.2 Substractor

For the Substractor, I have used the 2's complement approach which is done by using the previous eight bit adder with an additional bit '1' to cin of the first full adder.

```
Let a' be 2's complement of a, so b + a' = b + (2^n - 1 - a) = (b - a) + 2^n - 1
```

Here additional one is added to care of -1 and 2^n is taken into account by taking n-bits only as it will appear at (n+1)th bit.

Substractor

```
library std;
use std.standard.all;
library ieee;
use ieee.std_logic_1164.all;
```

```
entity Substractor is
      port (x,y: in std_logic_vector(7 downto 0) ;
              sum: out std_logic_vector(7 downto 0) );
    end entity Substractor;
10
11
    architecture Struct of Substractor is
12
13
    component FullBitAdder is
14
15
      port (a, b, cin: in std_logic;
              sum, cout: out std_logic);
16
    end component FullBitAdder;
17
    signal co: std_logic_vector(6 downto 0);
19
    signal inv: std_logic_vector(7 downto 0);
20
    signal cot: std_logic;
21
    begin
22
    inv <= (not y);
23
    FA1: FullBitAdder port map (a \Rightarrow x(0), b \Rightarrow (inv(0)), cin \Rightarrow '1', sum \Rightarrow sum(0), cout \Rightarrow co(0));
    g1: for i in 0 to 5 generate
25
      FA: FullBitAdder port map (a = >x(i+1), b = >(inv(i+1)), cin = > co(i), sum = > sum(i+1),
27
    cout => co(i+1));
    end generate g1;
29
    FA2: FullBitAdder port map (a = x(7), b = (inv(7)), cin = co(6), sum = sum(7), cout = cot);
30
31
    end Struct;
32
```

2.3 Logical Right Shift

For this part, I perform shifts using logarithmic barrel shifting. An illustration of barrel-shifting is given in figure 1. Note that although both X, Y are 8-bit, if Y is more than 111, then the output would be monotonously zero. So, we need to implement only 3 stages.




Figure 1: Logarithmic barrel shifter Logic for Right Shifter

So, I created a mux entity, which is then used to make the 8-mux chains, eventually making our shifter. logic :

$$o = a * \bar{s} + b * s$$

$\mathbf{M}\mathbf{U}\mathbf{X}$

```
begin
o <= (a and (not s)) or (s and b);
end Struct;</pre>
```

Then I implented 8-mux chains to shift 1 bit, 2 bits and bits respectively.

MUX chain for 1-bit shifting

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
   entity mux_chain_1bit is
     port (x: in std_logic_vector(7 downto 0);
             s1: in std_logic;
9
             o : out std_logic_vector(7 downto 0) );
10
   end entity mux_chain_1bit ;
11
12
   architecture Struct of mux_chain_1bit is
13
   component mux is
14
     port (a, b, s : in std_logic;
15
            o : out std_logic);
16
   end component mux ;
17
18
   --signal s1: std_logic;
19
20
    mx: mux port map ( a => x(0) , b => 0, s => s1, o => o(0));
21
   chain2 : for i in 1 to 7 generate
22
   begin
23
    mx1: mux port map (a => x(i), b => x(i-1), s => s1, o => o(i));
   end generate chain2;
   end Struct;
26
```

Implementation of mux chain for 2 bit shift

MUX chain for 2-bit shifting

```
library std;
use std.standard.all;
```

```
library ieee;
   use ieee.std_logic_1164.all;
   entity mux_chain_2bit is
      port (x: in std_logic_vector(7 downto 0);
8
             s1: in std_logic;
             o : out std_logic_vector(7 downto 0) );
10
   end entity mux_chain_2bit ;
11
12
   architecture Struct of mux_chain_2bit is
13
    component mux is
14
      port (a, b, s : in std_logic;
15
             o : out std_logic);
16
    end component mux;
17
18
    --signal s1: std_logic;
19
   begin
20
    chain1: for i in 0 to 1 generate
^{21}
22
      mx: mux port map ( a \Rightarrow x(i) , b \Rightarrow 0, s \Rightarrow s1, o \Rightarrow o(i));
    end generate chain1;
24
   chain2 : for i in 2 to 7 generate
26 begin
    mx1: mux port map (a => x(i), b => x(i-2), s => s1, o => o(i));
28 end generate chain2;
   end Struct;
```

Implementation of mux chain for 4 bit shift

MUX chain for 4-bit shifting

```
library std;
use std.standard.all;

library ieee;
use ieee.std_logic_1164.all;

entity mux_chain_4bit is
port (x: in std_logic_vector(7 downto 0);

s1: in std_logic;
o: out std_logic_vector(7 downto 0));
end entity mux_chain_4bit;
```

```
architecture Struct of mux_chain_4bit is
13
    component mux is
      port (a, b, s : in std_logic;
15
              o : out std_logic);
16
   end component mux;
17
18
    --signal s1: std_logic;
19
   begin
20
   chain1: for i in 0 to 3 generate
21
      mx: mux port map ( a \Rightarrow x(i) , b \Rightarrow 0, s \Rightarrow s1, o \Rightarrow o(i) );
23
     end generate chain1;
24
    chain2 : for i in 4 to 7 generate
25
    begin
26
    mx1: mux port map ( a => x(i) , b => x(i-4) , s => s1 , o => o(i) ) ;
27
28 end generate chain2;
29 end Struct;
```

Implementation of an additional mux chain to convert the output to zero when number to shift is greater than three bits.

MUX chain for implementation with 8 bit input

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
5
    entity mux_ALU is
7
      port (x,b: in std_logic_vector(7 downto 0);
              --s1: in std_logic;
9
              o : out std_logic_vector(7 downto 0) );
10
   end entity mux_ALU ;
11
12
   architecture Struct of mux_ALU is
13
    component mux is
14
      port (a, b, s : in std_logic;
15
              o : out std_logic);
16
   end component mux;
17
18
19 signal s1: std_logic;
20 begin
s1 \le (b(7) \text{ or } b(6) \text{ or } b(5) \text{ or } b(4) \text{ or } b(3));
```

```
chain1: for i in 0 to 7 generate
begin
mx: mux port map ( a => x(i) , b => '0' , s => s1, o => o(i) );
end generate chain1;
end Struct;
```

Implementation of an additional mux chain to reverse the bits from LSB side to MSB side for implentation of both Lshift and Rshift with same logic.

MUX chain for reversing bits

```
library std;
   use std.standard.all;
3
   library ieee;
4
   use ieee.std_logic_1164.all;
5
6
7
   entity mux_change is
      port (x: in std_logic_vector(7 downto 0);
8
             --s1: in std_logic;
9
             o : out std_logic_vector(7 downto 0) );
10
   end entity mux_change ;
11
12
   architecture Struct of mux_change is
13
   component mux is
14
      port (a, b, s : in std_logic;
15
             o : out std_logic);
   end component mux ;
17
18
    --signal s1: std_logic;
19
   begin
20
    --s1 <= '1' ;
21
   chain1: for i in 0 to 7 generate
22
^{23}
      mx: mux port map ( a => x(i) , b => x(7-i) , s => '1', o => o(i) );
24
    end generate chain1;
25
   end Struct;
26
```

Final implementation of Right shifter using above components.

Right Shifter

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
   entity Rshift is
    port (a: in std_logic_vector(7 downto 0);
           b: in std_logic_vector(7 downto 0);
           z: out std_logic_vector(7 downto 0));
8
   end entity Rshift;
9
    architecture behave of Rshift is
10
11
    component mux_chain_4bit is
12
      port (x: in std_logic_vector(7 downto 0);
13
             s1: in std_logic;
14
             o : out std_logic_vector(7 downto 0) );
15
    end component mux_chain_4bit ;
16
17
    component mux_chain_2bit is
18
      port (x: in std_logic_vector(7 downto 0);
19
             s1: in std_logic;
20
             o : out std_logic_vector(7 downto 0) );
^{21}
    end component mux_chain_2bit ;
22
23
    component mux_chain_1bit is
24
      port (x: in std_logic_vector(7 downto 0);
25
             s1: in std_logic;
26
             o : out std_logic_vector(7 downto 0) );
27
    end component mux_chain_1bit ;
28
29
    component mux_ALU is
30
      port (x,b: in std_logic_vector(7 downto 0);
31
             --s1: in std_logic;
32
             o : out std_logic_vector(7 downto 0) );
33
   end component mux_ALU ;
34
35
    component mux_change is
            port ( x: in std_logic_vector(7 downto 0);
37
             --s1: in std_logic;
38
             o : out std_logic_vector(7 downto 0)
39
                    );
40
41
   end component mux_change;
   signal st0,st1,st2,st3,st4: std_logic_vector(7 downto 0);
43
44
   Begin
```

```
stage0 :mux_change port map ( x => a, o => st0 );
stage1 :mux_chain_4bit port map ( x => st0 , s1 => b(2) , o => st1 );
stage2 :mux_chain_2bit port map ( x => st1 , s1 => b(1) , o => st2 );
stage3 :mux_chain_1bit port map ( x => st2 , s1 => b(0) , o => st3 );
stage4 :mux_ALU port map ( x => st3, b => b , o => st4 );
stage5 :mux_change port map ( x => st4, o => z );
end behave;
```

2.4 Logical Left Shift

It is implemented with same logic as right shift. Just I havereversed the incoming bits and the respective output .

Left Shifter

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
    entity Lshift is
    port (a: in std_logic_vector(7 downto 0);
           b: in std_logic_vector(7 downto 0);
           z: out std_logic_vector(7 downto 0));
8
    end entity Lshift;
9
    architecture behave of Lshift is
10
11
12
    component mux_chain_4bit is
      port (x: in std_logic_vector(7 downto 0);
13
             s1: in std_logic;
14
             o : out std_logic_vector(7 downto 0) );
15
    end component mux_chain_4bit ;
16
17
    component mux_chain_2bit is
18
      port (x: in std_logic_vector(7 downto 0);
19
             s1: in std_logic;
20
             o : out std_logic_vector(7 downto 0) );
21
    end component mux_chain_2bit ;
22
23
    component mux_chain_1bit is
24
      port (x: in std_logic_vector(7 downto 0);
25
             s1: in std_logic;
26
             o : out std_logic_vector(7 downto 0) );
27
   end component mux_chain_1bit ;
```

```
29
    component mux_ALU is
30
      port (x,b: in std_logic_vector(7 downto 0);
31
               --s1: in std_logic;
32
               o : out std_logic_vector(7 downto 0) );
33
    end component mux_ALU;
34
35
    signal st1,st2,st3: std_logic_vector(7 downto 0);
36
37
38
    Begin
39
    stage1 :mux_chain_4bit port map ( x \Rightarrow a , s1 \Rightarrow b(2) , o \Rightarrow st1 );
40
    stage2 : mux\_chain\_2bit port map ( x => st1 , s1 => b(1) , o => st2 ) ;
41
    stage3 :mux_chain_1bit port map ( x \Rightarrow st2 , s1 \Rightarrow b(0) , o \Rightarrow st3 );
42
    stage0 :mux_ALU port map ( x \Rightarrow st3, b \Rightarrow b , o \Rightarrow z );
43
44
    end behave;
45
```

3 ALU

Integrating all the above components and testbench used are given below.

ALU

```
library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
   entity alu is
            port( X,Y : in std_logic_vector(7 downto 0); x0,x1 : in std_logic ;
9
                    Z : out std_logic_vector(7 downto 0));
10
   end entity;
11
12
   architecture behave of alu is
13
            signal sig1,sig2,sig3,sig4 : std_logic_vector(7 downto 0);
14
15
        component EightBitAdder is
16
       port (x,y: in std_logic_vector(7 downto 0);
17
             sum: out std_logic_vector(7 downto 0) );
18
        end component EightBitAdder;
19
```

```
20
        component Substractor is
21
                 port (x,y: in std_logic_vector(7 downto 0) ;
22
              sum: out std_logic_vector(7 downto 0)
24
        end component Substractor;
25
26
        component Lshift is
27
        port (a: in std_logic_vector(7 downto 0);
28
            b: in std_logic_vector(7 downto 0);
29
            z: out std_logic_vector(7 downto 0));
30
        end component Lshift;
31
32
        component Rshift is
33
        port (a: in std_logic_vector(7 downto 0);
34
           b: in std_logic_vector(7 downto 0);
35
            z: out std_logic_vector(7 downto 0));
36
        end component Rshift;
37
38
    begin
39
    a: EightBitAdder port map(x => X, y => Y, sum => sig1);
    b: Lshift port map(a => X, b => Y, z => sig4);
41
    c: Rshift port map(a \Rightarrow X, b \Rightarrow Y, z \Rightarrow sig3);
    d: Substractor port map(x \Rightarrow X, y \Rightarrow Y, sum \Rightarrow sig2);
43
45
    process(x0, x1,sig1, sig2, sig3, sig4)
46
    begin
47
48
   if (x0 = 0) and x1 = 0) then
49
  z<= sig1;
50
   elsif(x0 = '1') and (x1 = '0') then
   z<= sig2;</pre>
   elsif(x0 = '0') and (x1 = '1') then
   z \le sig3;
54
55
    else
56
    z \le sig4;
    end if;
58
    end process;
59
60
    end behave;
```

Implementation of final DUT to be tested by testbench

\mathbf{DUT}

```
-- A DUT entity is used to wrap your design.
   -- This example shows how you can do this for the
   -- two-bit adder.
   library std;
   use std.standard.all;
   library ieee;
   use ieee.std_logic_1164.all;
   entity DUT is
10
       port(input_vector: in std_logic_vector(17 downto 0);
11
       ---Note: for alu testing (17 downto 0) for others (15 downto 0)
12
                   output_vector: out std_logic_vector(7 downto 0));
13
14
   end entity;
15
   architecture DutWrap of DUT is
16
17
            component alu is
18
            port( X,Y : in std_logic_vector(7 downto 0); x0,x1 : in std_logic ; Z :
19
               out std_logic_vector(7 downto 0));
20
        end component;
21
22
^{23}
   begin
24
25
   dut: alu port map( X => input_vector(15 downto 8), Y => input_vector(7 downto 0) ,
26
                 x0 => input_vector(16) , x1 => input_vector(17), Z => output_vector);
27
   end DutWrap;
28
```

Testbench

```
library std;
use std.textio.all;

library std;
use std.standard.all;

library ieee;
use ieee.std_logic_1164.all;

entity Testbench is
end entity;
```

```
architecture Behave of Testbench is
13
      _____
14
     -- edit the following lines to set the number of i/o's of your
15
16
     ______
17
     constant number_of_inputs : integer := 18; -- # input bits to your design.
18
     constant number_of_outputs : integer := 8; -- # output bits from your design.
19
20
     -- component port widths..
21
     component DUT is
22
      port(input_vector: in std_logic_vector(number_of_inputs-1 downto 0);
23
                  output_vector: out std_logic_vector(number_of_outputs-1 downto 0));
24
     end component;
25
26
     -- end editing.
27
29
30
     signal input_vector : bit_vector(number_of_inputs-1 downto 0);
31
     signal output_vector : bit_vector(number_of_outputs-1 downto 0);
     signal std_output_vector : std_logic_vector(number_of_outputs-1 downto 0);
33
34
     -- create a constrained string outof
35
     function to_string(x: string) return string is
36
         variable ret_val: string(1 to x'length);
37
         alias lx : string (1 to x'length) is x;
38
     begin
39
        ret_val := lx;
40
        return(ret_val);
41
     end to_string;
42
43
  begin
44
     process
45
       variable err_flag : boolean := false;
46
47
       File INFILE: text open read_mode is
            "/home/amit/Desktop/Digital_lab/LAB/tracefiles_entity/tracefiles/alu_TRACEFILE.txt";
48
       FILE OUTFILE: text open write_mode is
            "/home/amit/Desktop/Digital_lab/LAB/tracefiles_entity/tracefiles/OUTPUTS.txt";
50
52
       -- edit the next two lines to customize
54
       variable input_vector_var: bit_vector (number_of_inputs-1 downto 0);
       variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);
```

```
variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
57
        variable output_comp_var: bit_vector (number_of_outputs-1 downto 0);
        constant ZZZZ : bit_vector(number_of_outputs-1 downto 0) := (others => '0');
59
61
        variable INPUT_LINE: Line;
62
        variable OUTPUT_LINE: Line;
63
        variable LINE_COUNT: integer := 0;
64
65
66
      begin
67
        while not endfile(INFILE) loop
68
               -- will read a new line every 5ns, apply input,
69
               -- wait for 1 ns for circuit to settle.
70
               -- read output.
71
72
73
              LINE_COUNT := LINE_COUNT + 1;
74
75
76
               -- read input at current time.
77
               readLine (INFILE, INPUT_LINE);
78
               read (INPUT_LINE, input_vector_var);
               read (INPUT_LINE, output_vector_var);
80
               read (INPUT_LINE, output_mask_var);
82
               -- apply input.
83
               input_vector <= input_vector_var;</pre>
84
85
               -- wait for the circuit to settle
86
               wait for 150 ns;
87
               -- check output.
89
               output_comp_var := (output_mask_var and (output_vector xor output_vector_var));
90
               if (output_comp_var /= ZZZZ) then
91
                  write(OUTPUT_LINE,to_string("ERROR: line "));
                  write(OUTPUT_LINE, LINE_COUNT);
93
                  writeline(OUTFILE, OUTPUT_LINE);
                  err_flag := true;
95
               end if;
96
97
98
               write(OUTPUT_LINE, input_vector);
               write(OUTPUT_LINE, to_string(" "));
99
               write(OUTPUT_LINE, output_vector);
100
               writeline(OUTFILE, OUTPUT_LINE);
101
```

```
102
               -- advance time by 4 ns.
103
               wait for 4 ns;
104
         end loop;
105
106
         assert (err_flag) report "SUCCESS, all tests passed." severity note;
107
         assert (not err_flag) report "FAILURE, some tests failed." severity error;
108
109
        wait;
110
      end process;
111
112
             output_vector <= to_bitvector(std_output_vector);</pre>
113
      dut_instance: DUT
114
                  port map(input_vector => to_stdlogicvector(input_vector),
115
                          output_vector =>std_output_vector );
116
117
    end Behave;
118
```

4 Observations

All te relevant screenshota and results are shown below:




Figure 2: Transcript window of all test case passed with GATE level simulation




Figure 3: Initial waveforms obtained from gate level simulation




Figure 4: Comparison of output obtained by testbench and tracefiles for ALU




Figure 5: Screenshot of all test case passed using Scan chain




Figure 6: Output file obtained by scan chain