

Course Outline of BS (Computer Science) Degree Program Spring-2019

Course Title	Digital Logic Design (DLD)	Course Code	EE227
Pre-requisite(s)	None	Credit Hrs.	3 + 1
Instructor	Khalid Iqbal Soomro		
Office	Faculty Room No.16 (Cubicle-A) opposite HOD CS office		
Email	Khalid.iqbal@nu.edu.pk	Phone Ext	288

Text Book (1)	Title	Digital Fundamentals
	Author	Thomas L. Floyd
	Publisher	Pearson Education , 10 th or 11 th Edition
Text Book (2)	Title	Digital Design
	Author	M. Morris Mano, Michael Ciletti
	Publisher	Pearson Education , 4th Edition
Ref. Book (1)	Title	Digital Principles and Applications
	Author	Donald P Leach, Albert Paul Malvino, Goutam Saha
	Publisher	McGraw Hill Companies, 6 th Edition
Ref. Book (2)	Title	Digital Systems Principles and Applications
	Author	Ronald J. Tocci, Neal S. Widmer, Gregory L. Moss
	Publisher	Pearson Education, 10 th Edition

Objective:	The objective of this course is to introduce concept & tools for the design of digital electronics circuits using sequential and combinational logic
-------------------	------------------------------------------------------------------------------------------------------------------------------------------------------

Week	Course Contents/Topics	Chapter
01	Introduction. Digital Electronics. Digital Principles. Analog Vs. Digital. Basic Logic operations.	1
02	Number Systems. Binary to Decimal. Decimal to Binary conversion. Hexadecimal Number system. BCD code. The Byte, Nibble and Word.	2
03	Logic Gates, AND OR & NOT Gates, NOR NAND XOR Gates.	3
04	Boolean Algebra and logic simplification. DeMorgan's Theorems. Boolean analysis of Logic circuits. Truth Tables. The Karnaugh Map.	4
05	Basic Combinational circuits. Implementing Combinational Logic. Using NAND and NOR Gates.	5
06	<u>Mid Term 1</u>	
07 & 08	Basic Adders. Parallel Binary Adders. Ripple v/s Look-Ahead carry adders. Comparators. Decoders. Encoders. Multiplexers. Demultiplexers.	6
09 & 10	Latches. Edge-Triggered Flip-Flops. Flip-Flop Operating Characteristics. Flip-Flop applications.	7
11	Asynchronous Counters. Synchronous Counters. Cascaded Counters. Counter Decoding.	8
12	<u>Mid Term 2</u>	

13 & 14	Basic Shift Register Operations. Serial In/Serial Out Shift Registers. Serial In/Parallel Out and Parallel In/Parallel Out Shift Registers. Bidirectional Shift Registers.	9
15 & 16	Memory Basics, the Random-Access Memory. The Read-only Memory. Programmable ROM. The Flash Memory. Memory Expansion. Special Types of Memories. Magnetic & Optical Storage.	10

Grading Policy:

Midterm	30%	15+15
Class Quizzes	10%	05+05
Assignments/Project/Viva	10%	05+05
Final Exam	50%	
Total	100%	

Official Excuses: Only excuses obtained officially are accepted. Personal excuses are not accepted. No make-up tests/quizzes/exams will be provided. If an official excuse exists, the student will be given the average of his grades, or as advised by the academic committee.

Chapter	Recommended Problems
Announced as course proceeds. Mostly from text and self-designed problems.	