

CPU

Instruction Types: RISUBT

- ⊙ R (Register Type) → Arithmetic/Logical operations and/or store (all operations in the ALU) on two registers. (0110011) (0x33)
- ⊙ I (Immediate) → One operand is a registers and another is an immediate (a constant) embedded in the instruction.

All arithmetic operations can be done with one register and one immediate operand.

Other than that, lw → load word from memory
jalr → Jump and Link register.

- ⊙ S (store) → Taking a value from register and storing it at a memory address.
sb → store byte (8 bit) funct3: 000
sh → store half word (16 bit) 001
sw → store word (32 bit) 010

rs1 → base address.
rs2 → holds value to be stored.
imm → offset added to rs1.
funct3 → store type (sb, sh, sw).
opcode → identify as store instruction.

imm | rs2 | rs1 | funct3 | imm | opcode |
7 5 5 3 5 7

R-type format

funct7 | rs2 | rs1 | funct3 | rd | opcode |
7 5 5 3 5 7

	funct7	funct3	
add	0000000	000	}
sub	0100000	000	
		000	
sll	0000000	001	
sllt	"	010	
slltu	"	011	
xor	"	100	
srl	0000000	101	}
sra	0100000	101	
		101	
or	"	110	
and	"	111	

SLL
SRL
SRA
SLT
SLTU

① U-type (upper)

imm | rd | opcode.

20 5 7

1) lui (0110111)

→ Add 12 trailing zeroes.

Fill the destination register with immediate.

2) auipc (0010111)

Adds upper immediate to current program counter.

$$x5 \leftarrow PC + (0x10000 \ll 12)$$

(get PC relative address for jumps)

② B-type (Branch) (1100011)

Format

$$\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|} \hline \text{im}[12] & \text{imm}[10:5] & \text{rs2} & \text{rs1} & \text{funct3} & \text{imm}[4:1] & \text{imm}[1] & \text{opcode} \\ \hline 1 & 6 & 5 & 5 & 3 & 4 & 1 & 7 \\ \hline \end{array}$$

imm → 13 bit signed offset, $\text{tell} \times 2$, tells how far to jump.

	funct3	
beq	000	=
bne	001	!=
blt	100	<
bge	101	>=
bltu	110	< (u)
bgeu	111	>= (u)

③ J-type (1101111) (Jump)

imm[20] | imm[10:1] | imm[1] | imm[19:12] | rd | opcode

~~rd = PC~~ Jal → $rd = PC + 4$ // saves the next instruction.

$PC = PC + \text{offset} // \text{Jumps}$

$$\text{offset} = [\text{imm} \ll 1]$$

Immediate codes

1) For ALU: same funct3 and funct7, just the opcode is 0010011 (0x63)

2) For Load types, opcode is 0000011 (0x03)

(Similar to store types).

	funct3.
lb	000
lh	001
lw	010
lbu	100
lhu	101

3) For Jump (Jalr) opcode 1100111 funct3 000.

4) Environment calls. opcode (1110011)

$\left. \begin{array}{l} 000 \dots 000 \\ 000 \dots 001 \end{array} \right\} \begin{array}{l} \text{ecall} \\ \text{ebreak} \end{array} \begin{array}{l} 000 \\ 000 \end{array} \begin{array}{l} \text{imm}[11:0] \end{array} > \text{They differ by immediate field.}$

Overall same format

imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7

Control Unit (Main)

	<u>opcode</u>	<u>control signal</u>	→ Regwrite
R-type	0110011 (33)	10000010	ALUsrc.
I (ALU)	0010011 (13)	11000011	MemRead
I (LOAD)	0000011 (03)	11101000	MemWrite
I (JALR)	1100111 (67)	11001000	MemtoReg
I (System)	1110011 (73)	0000x000	Branch
S-type	0100011 (23)	0101x000	ALUop ₂
U (lui)	0110111 (37)	11000000	
U (auipc)	0010111 (27)	11000000	
B-type	1100011 (63)	0000x101	
J (JAL)	1101111 (6F)	1x001000	

Immediate Generator

I_{rs}

We use a 8→1 mux. & 7→3 ROM

I = 000

S = 001

B = 010

U = 011

J = 100

ALU Control

ADD (0000)
 SUB (0001)
 AND (0010)
 OR (0011)
 XOR (0100)
 SLL (0101)
 SRL (0110)
 SRA (0111)
 SLT (1000)
 SLTU (1001)

Control Bits

ALUOP₂ funct3 funct7

↓
 10 → Normal operations.