13. Basic Processor Design – Pipelining with Data Hazards

EECS 370 – Introduction to Computer Organization - Winter 2016


Profs. Valeria Bertacco & Reetu Das

EECS Department
University of Michigan in Ann Arbor, USA

© Bertacco-Das, 2016

The material in this presentation cannot be copied in any form without our written permission

Review: Pipeline datapath




Pipelining - What can go wrong?

- Data hazards: since register reads occur in stage 2 and register writes occur in stage 5 it is possible to read the wrong value if is about to be written.
- □ Control hazards: A branch instruction may change the PC, but not until stage 4. What do we fetch before that?
- Exceptions: How do you handle exceptions in a pipelined processor with 5 instructions in flight?
- Today Data hazards
 - What are they?
 - How do you detect them?
 - How do you deal with them?

Pipeline function for ADD


- ☐ Fetch: read instruction from memory
- Decode: <u>read source operands from reg</u>
- Execute: calculate sum
- Memory: pass results to next stage
- Writeback: write sum into register file


Data Hazards



If not careful, nor will read the wrong value of R3

Data Hazards





Assume Register File gives the right value of R3 when read/written during same cycle. This is consistent with most processors (ARM/x86), but not Project 3.

Class Problem 1

Which RaW dependences to you see?
Which of those are data hazards?

add 1 2 3

nor 3 4 5

add 6 3 7

lw 3 6 10

sw 6 2 12

What about here?

add 1 2 3

beq 3 4 1

add 3 5 6

add 3 6 7

Class Problem 2

Which read-after-write (RaW) dependences do you see?

Which of those are data hazards?

add 1 2 3

nor 3 45

add 6 3 7

lw 3 6 10

sw 🇗 2 12

What about here?

add 1 2 3

beq 3 4/1

add 3/5 6

add 3 6 7

Three approaches to handling data hazards

- Avoid
 - Make sure there are no hazards in the code
- Detect and Stall
 - If hazards exist, stall the processor until they go away.
- Detect and Forward
 - If hazards exist, fix up the pipeline to get the correct value (if possible)

Handling data hazards I: Avoid all hazards


- Assume the programmer (or the compiler) knows about the processor implementation.
 - Make sure no hazards exist.
 - Put noops between any dependent instructions.


Problems with this solution


- Old programs (legacy code) may not run correctly on new implementations
 - Longer pipelines need more noops
- Programs get larger as noops are included
 - Especially a problem for machines that try to execute more than one instruction every cycle
 - Intel EPIC: Often 25% 40% of instructions are noops
- Program execution is slower
 - CPI is 1, but some instructions are noops

Handling data hazards II: Detect and stall until ready

- Detect:
 - Compare regA with previous DestRegs
 - 3 bit operand fields
 - Compare regB with previous DestRegs
 - 3 bit operand fields
- Stall:
 - Keep current instructions in fetch and decode
 - Pass a noop to execute







Example


Let's run this program with a data hazard through our 5stage pipeline


add 1 2 <u>3</u> nor 3 4 5

■ We will start at the beginning of cycle 3, where add is in the EX stage, and nor is in the ID stage, about to read a register value

Time:	1	2	3	
add 1 2 3	IF	ID	EX	Hazard!
nor 345		IF	ID	

First half of cycle 3






ID

18

EX



Handling data hazards II: Detect and stall until ready

- Detect:
 - Compare regA with previous DestReg
 - 3 bit operand fields
 - Compare regB with previous DestReg
 - 3 bit operand fields
- □ Stall:

Keep current instructions in fetch and decode


Pass a noop to execute

First half of cycle 3 target Hazard R0eq? R1 3 regA ALU nor M R2 result en regB 14 Inst R3 mem w ALU mdata 4 result S Data data memory **R7** valB add ID/ IF/ EX/ **Mem**/₂₁ EX WB ID Mem


Handling data hazards II: Detect and stall until ready

- Detect:
 - Compare regA with previous DestReg
 - 3 bit operand fields
 - Compare regB with previous DestReg
 - 3 bit operand fields
- □ Stall:
 - Keep current instructions in fetch and decode
 - Pass a noop to execute


End of cycle 3




First half of cycle 4




End of cycle 4



First half of cycle 5



End of cycle 5



Time Graph

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME	WB								
nor 3 4 5		IF	no op	no op	ID	EX	ME	WB					

Exercise

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME	WB								
nor 3 4 5		IF	no op	no op	ID	EX	ME	WB					
add 6 3 7													
lw 3 6 10					y the d ete the			this ex	tended	progra	m		
sw 6 2 12													

Solution

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME	WB								
nor 3 4 5		IF	no op	no op	ID	EX	ME	WB					
add 6 3 7													
lw 3 6 10													
sw 6 2 12													

Solution

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME	WB								
nor 3 4 5		IF	no op	no op	ID	EX	ME	WB					
add 6 3 7					IF	ID	EX	ME	WB				
lw 3 6 10						IF	ID	EX	ME	WB			
sw 6 2 12							IF	no op	no op	ID	EX	ME	WB

Problems with detect and stall

- CPI increases every time a hazard is detected!
- Is that necessary? Not always!
 - Re-route the result of the add to the nor.
 - nor no longer needs to read R3 from reg file
 - It can get the data later (when it is ready)
 - This lets us complete the decode this cycle
 - But we need more control to remember that the data that we aren't getting from the reg file at this time will be found elsewhere in the pipeline at a later cycle.

Handling data hazards III: Detect and forward

- Detect: same as detect and stall
 - Except that all 4 hazards are treated differently
 - i.e., you can't logical-OR the 4 hazard signals
- Forward:
 - New bypass datapaths route computed data to where it is needed
 - New MUX and control to pick the right data
- □ Beware: Stalling may still be required even in the presence of forwarding

Forwarding example

■ We will use this program for the next example (same as last pipeline diagram example)

add 1 2 3


nor 3 4 5

add 6 3 7


lw 3 6 10

sw 6 2 12


First half of cycle 3




End of cycle 3




First half of cycle 4




End of cycle 4




First half of cycle 5




End of cycle 5




First half of cycle 6




End of cycle 6




First half of cycle 7




End of cycle 7



First half of cycle 8



End of cycle 8



Time Graph

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME	WB								
nor 345		IF	ID	EX	ME	WB							
add 6 3 7			IF	ID	EX	ME	WB						
lw 3 6 10				IF	ID	EX	ME	WB					
sw 6 2 12					IF	no op	ID	EX	ME	WB			

Class Problem 2

Compute the CPI to execute this code using detect and stall?

What is the CPI using detect and forward?

Time Graph – Detect & Stall

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13	14
add 1 2 3	IF	ID	EX	ME	WB									
lw 3 4 1		IF	no op	no op	ID	EX	ME	WB						
lw 4 5 6					IF	no op	no op	ID	EX	ME	WB			
add 6 1 7								IF	ID	EX	ME	WB		
sw 5 2 12									IF	no op	ID	EX	ME	WB

Time Graph – Detect & Forward

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add 1 2 3	IF	ID	EX	ME	WB								
lw 3 4 1		IF	ID	EX	ME	WB							
lw 4 5 6			IF	no op	ID	EX	ME	WB					
add 6 1 7					IF	ID	EX	ME	WB				
sw 5 2 12						IF	ID	EX	ME	WB			

Next time (Next Class is March 8)

- Control hazards
- Have a good break!

