# 17. Cache organization: Direct mapped & Set Associative

EECS 370 – Introduction to Computer Organization - Winter 2016

**Profs. Don Winsor & Todd Austin** 

EECS Department
University of Michigan in Ann Arbor, USA

© Bertacco-Das, 2016


The material in this presentation cannot be copied in any form without our written permission

# Recap: Fully-associative caches

- We designed a fully associative cache.
  - Any memory location can be copied to any cache line.
  - We check every cache tag to determine whether the data is in the cache.
- This approach can be too slow sometimes.
  - Parallel tag searches are expensive and can be slow.
     Why?

### Recap: Fully-associative caches


#### **Memory**



# **Direct mapped cache**

- We can redesign the cache to eliminate the requirement for parallel tag lookups.
  - Direct mapped caches partition memory into as many regions as there are cache lines.
  - Each memory region maps to a single cache line in which data can be placed.
  - You then only need to check a single tag the one associated with the region the reference is located in.

# Mapping memory to cache




# Direct mapped cache

- □ Two blocks in memory that map to the same index in the cache cannot be present in the cache at the same time
  One index → one entry
- ☐ Can lead to 0% hit rate if more than one block accessed in an interleaved manner map to the same index
  - Assume addresses A and B have the same index bits but different tag bits


A, B, A, B, A, B, A, B, ...

All accesses are conflict misses


# **Direct-mapped cache**




# **Direct-mapped (REF 1)**




# **Direct-mapped (REF 1)**




# **Direct-mapped (REF 2)**




# **Direct-mapped (REF 2)**




# **Direct-mapped (REF 3)**




# **Direct-mapped (REF 3)**




# **Direct-mapped (REF 4)**




# **Direct-mapped (REF 4)**




# **Direct-mapped (REF 4)**



# **Direct-mapped (REF 5)**



# **Direct-mapped (REF 5)**



#### **Class Problem 1**

- How many tag bits are required for:
  - 32-bit address, byte addressed, direct-mapped 32k cache, 128 byte block size, write-back

What are the overheads for this cache?

#### **Class Problem 1**

- How many tag bits are required for:
  - 32-bit address, byte addressed, direct-mapped 32k cache, 128 byte block size, write-back


```
# Bytes in block = 128 → Block offset = 7 bits (*byte addressable*)


# Lines = 32k / 128 = 256 → Line index = 8 bits


Tag bits = 32 - 7 - 8 = 17 bits
```


What are the overheads for this cache?


```
17 bits (Tag) + 1 bit (Valid) + 1 bit (Dirty) = 19 bits / line
19 bits / line * 256 lines = 4864 bits
4864 bits / 32KB = 1.9% overheads
```














#### What about Cache for Instructions?

- ☐ Instructions should be cached as well.
- We have two choices:
  - 1. Treat instruction fetches as normal data and allocate cache lines when fetched.
  - 2. Create a second cache (called the instruction cache or ICache) which caches instructions only.


How do you know which cache to use?

What are advantages of a separate ICache?

# **Integrating Caches into a Pipeline**

- How are caches integrated into a pipelined implementation?
  - Replace instruction memory with Icache
  - Replace data memory with Dcache
- Issues
  - Memory accesses now have variable latency
  - Both caches may miss at the same time

### **LC2K Pipeline with Caches**



#### **Class Problem 3**

The *grinder* application run on the LC2k with full data forwarding and all branches predicted not-taken has the following instruction frequencies:

45% R-type 20% Branches 15% Loads 20% Stores

In grinder, 40% of branches are taken and 50% of LWs are followed by an immediate use.

The I-cache has a miss rate of 3% and the D-cache has a miss rate of 6% (no overlapping of misses). On a miss, the main memory is accessed and has a latency of 100 ns. The clock frequency is 500 MHz.

What is the CPI of *grinder* on the LC2k?

#### **Class Problem 3**

The *grinder* application run on the LC2k with full data forwarding and all branches predicted not-taken has the following instruction frequencies:

45% R-type 20% Branches 15% Loads 20% Stores

In grinder, 40% of branches are taken and 50% of LWs are followed by an immediate use.

The I-cache has a miss rate of 3% and the D-cache has a miss rate of 6% (no overlapping of misses). On a miss, the main memory is accessed and has a latency of 100 ns. The clock frequency is 500 MHz.


What is the CPI of *grinder* on the LC2k?

Stalls per cache miss = 100 ns / 2ns = 50 cycles (500 Mhz → 2ns cycle time)

CPI = 1 + data hazard stalls + control hazard stalls + icache stalls + dcache stalls


CPI = 1 + 0.15\*0.50\*1 + 0.20\*0.40\*3 + 1\*0.03\*50 + 0.35\*0.06\*50

# **Summary: Direct-mapped caches**



### **Direct-Mapped Cache: Placement and Access**


#### **Address**




# Gets the advantages of both...

- Set associative caches:
  - Partition memory into regions
    - like direct mapped but fewer partitions
  - Associate a region to a set of cache lines
    - Check tags for all lines in a set to determine a HIT
- Treat each line in a set like a small fully associative cache.
  - LRU (or LRU-like) policy generally used.


#### **Set-associative cache**




#### **Set-Associative Cache: Placement and Access**




### Set-associative cache example




### **Set-associative cache (REF 1)**




### **Set-associative cache (REF 1)**




### **Set-associative cache (REF 2)**




## **Set-associative cache (REF 2)**




## **Set-associative cache (REF 3)**




## **Set-associative cache (REF 3)**




### **Set-associative cache (REF 4)**




### **Set-associative cache (REF 4)**




### **Set-associative cache (REF 5)**




### **Set-associative cache (REF 5)**




### **Set-associative cache (REF 6)**



### **Set-associative cache (REF 6)**




### **Set-associative cache (REF 6)**



# **Cache Organization Comparison**

Block size = 2 bytes, total cache size = 8 bytes for all caches

1. Fully associative (4-way associative)



2. Direct mapped



3. 2-way associative

V	d	tag	data						