

## 1 Cognition, computation, computers, programs

### 1.1 Cognition and computation

1. Cognitive Science: mind/brain is analogous to software/hardware.
- 1.1. Various names: “the computational view of mind,” “information processing psychology,” “the computational theory of mind,” or simply “computationalism.”
- 1.2. The analogy is usually far from strict and there are many varieties.
- 1.3. For instance: “mind/cognition is computation” versus “mind/cognition is computable.”
2. Why we need computationalism?
- 2.1. Compare the tasks:<sup>1</sup>
  - Predicting the trajectory of celestial bodies, say the motion of the earth in the next six hours.
  - Predicting the next move of a chess player at a given state of the game.
- 2.2. Crane (2003:103): “The planets do not ‘compute’ their orbits from the input they receive: they just move.”
- 2.3. In the case of chess, physical description and physical laws are helpless. The source of helplessness is twofold: (i) The state of a chess game has infinitely many physical realizations, and whether a physical state is a game state is dependent on the whether or not some cognitive agents interpret the “scene” as a chess game or not. Therefore a function from physical description to game state is at best extremely complex. (ii) Even if we find a way from physical description to game state, the physical description of rule-based behavior would be a function of the particular realization function (the mapping from physics-to-chess states) at that particular occasion (Pylyshyn 1984).
3. Computation and cognition share an essential property: both operate on rules and representations, yet are based on (instantiated by) physical causal systems. What is happening in a computer and mind/brain are quite similar.

**Levels** (more on this below):


- i. physical (device)
- i. symbolic (syntactic)
- iii. intentional (semantic)

<sup>1</sup>We gloss over a potential objection to the legitimacy of this comparison, given the huge difference between the well-definedness of the questions.

### 1.2 What is (symbolic) computation?

1. Symbols (or signs) and signification are central concepts in language, logic, and computation.

- 1.1. Take signification as a three-part relation:



- A user uses a sign to **refer** to an object.
- A sign **denotes** an object.
- A user has certain **intentions** about an object.

- 1.2. A sequence of binary digits (bits) is a symbolic representation:

001011010100111000000010

2. A computational process is a sequence of manipulations performed over symbolic representations.
- 2.1. Example: the process by which you flip the digits of the representation above, one at a time is a computational process.

### 1.3 Abstract machines (optional)

- A Turing Machine (TM) is specified as a quintuple  $\langle \Sigma, Q, q_0, q_H, \omega \rangle$ , where

$\Sigma$	is an alphabet of admissible symbols (including a symbol for blank cells);
$Q$	is a finite set of internal states;
$q_0 \in Q$	is the starting state;
$q_H \in Q$	is the halting state;
$\omega$	is the state transition function of the form:

$$\langle q, \sigma \rangle \mapsto \langle q', \sigma', M \rangle$$

where  $q$  and  $q'$  are states,  $\sigma$  and  $\sigma'$  are symbols, and  $M \in \{-1, 0, 1\}$ , for ‘move left’, ‘don’t move’, and ‘move right’, respectively.




Figure 1: A Turing Machine

**Example 1.1**

A TM that decides whether its input is a palindrome. Let # be the blank symbol,  $q_0$  the initial, and  $q_8$  the halting state.

$\langle q_0, \# \rangle \mapsto \langle q_8, 1, 0 \rangle$	$\langle q_4, \# \rangle \mapsto \langle q_8, 1, 0 \rangle$
$\langle q_0, 0 \rangle \mapsto \langle q_1, \#, 1 \rangle$	$\langle q_4, 0 \rangle \mapsto \langle q_7, \#, -1 \rangle$
$\langle q_0, 1 \rangle \mapsto \langle q_2, \#, 1 \rangle$	$\langle q_4, 1 \rangle \mapsto \langle q_5, \#, -1 \rangle$
$\langle q_1, \# \rangle \mapsto \langle q_3, \#, -1 \rangle$	$\langle q_5, \# \rangle \mapsto \langle q_8, 1, 0 \rangle$
$\langle q_1, 0 \rangle \mapsto \langle q_1, 0, 1 \rangle$	$\langle q_5, 0 \rangle \mapsto \langle q_5, 1, -1 \rangle$
$\langle q_1, 1 \rangle \mapsto \langle q_1, 1, 1 \rangle$	$\langle q_5, 1 \rangle \mapsto \langle q_5, 1, -1 \rangle$
$\langle q_2, \# \rangle \mapsto \langle q_4, \#, -1 \rangle$	$\langle q_6, \# \rangle \mapsto \langle q_0, \#, 1 \rangle$
$\langle q_2, 0 \rangle \mapsto \langle q_2, 0, 1 \rangle$	$\langle q_6, 0 \rangle \mapsto \langle q_6, 0, -1 \rangle$
$\langle q_2, 1 \rangle \mapsto \langle q_2, 1, 1 \rangle$	$\langle q_6, 1 \rangle \mapsto \langle q_6, 1, -1 \rangle$
$\langle q_3, \# \rangle \mapsto \langle q_8, 1, 0 \rangle$	$\langle q_7, \# \rangle \mapsto \langle q_8, 0, 0 \rangle$
$\langle q_3, 0 \rangle \mapsto \langle q_5, \#, -1 \rangle$	$\langle q_7, 0 \rangle \mapsto \langle q_7, \#, -1 \rangle$
$\langle q_3, 1 \rangle \mapsto \langle q_7, \#, -1 \rangle$	$\langle q_7, 1 \rangle \mapsto \langle q_7, \#, -1 \rangle$

□




Figure 2: Von Neumann architecture

**1.4 Hardware/software**

- Most computers we have around are based on von Neumann<sup>2</sup> architecture.
- VNA consists of **memory**, **central processing unit**, and I/O devices.
- Memory consists of a sequence of **cells** (also called **words**).
  - Each cell is of a fixed capacity.
    - What we mean by capacity is how many binary digits (bits) a cell can hold.
    - Bits are thought of in groups of 8's; 8 bits = 1 **byte**.
    - A single byte can hold  $2^8$  different values, or symbols, if you like.
  - Each cell of memory has a unique **address**, itself a binary number.
- The two basic components, CPU and memory, communicate through three channels:
  - A collection of wires called **address bus**;
  - Another collection of wires called **data bus**;
  - A single wire called **R/W line**, the status of which signals whether CPU wants to write to or read from the memory.
- The address bus and the R/W line are one way channels. The value is always dictated by the CPU. The data bus is a two-way channel.
- The two basic interactions between CPU and Memory go as follows:

<sup>2</sup>Named after the mathematician and physicist John von Neumann.

- CPU sets the address bus and R/W line to W. In that case it also sets the data bus. Obviously, this amounts to dictating to write the data to the given address in memory.
  - CPU sets the address bus and R/W line to R. In this case it is the memory that sets the data bus in accord with the data located at the address provided by CPU; this is reading from memory.
7. CPU itself also has some local memory slots. These are called **registers**. Access to registers is faster than access to memory. But there is a reason to keep the size of the CPU small, therefore there are a limited number of registers, which are used to store intermediate results of computations and some frequently used information.
  8. The computation unit of CPU is **arithmetic logic unit** (ALU, for short.) ALU is responsible for arithmetic and logical operations.
  9. CPU feeds on **instructions**. Some typical types of instructions are:
    - i. Store the number at the register *X* at the memory address *Y*;
    - ii. Fetch the number at the address *X* and store it at the register *Y*;
    - iii. Add the number at address *X* to the number at address *Y*, and store the result at address *Z*;
    - iv. Compute the bitwise *and* of the numbers at addresses *X* and *Y*, and store the result at the address *Z*;
    - v. If the contents of the register *X* and *Y* are not identical, go to address *Z*;
    - vi. Jump to the address *X*;
    - vii. and so on.
  10. **Stored-program** concept
    - a. Not only data but also instructions are represented as numbers;
    - b. Programs are stored in memory; they can be read and written just like data.
  11. A central aspect of a computational system is **flow of control**. Some instructions have *go to* or *jump*, which sends the control to another instruction. But other instructions lack such a mechanism for flow of control.
  12. There is a special register called **program counter**, where the address of the next instruction is kept.
  13. CPU operates through a sequence of cycles. Each cycle begins by fetching a binary description of what to do, an **instruction** from an address in Memory. Following this, CPU understands, or technically speaking, **decodes** the instruction. The next step is to **execute** the instruction. This completes a single cycle, which is followed by reading the next instruction from Memory.<sup>3</sup>

## 1.5 Levels of programming

1. Computers operate on numbers, in the sense that the functional architecture of the machines get their instructions as binary numbers organized into expressions of **machine code**.
2. Given a functional architecture, say VNA, a straightforward specification would be to code the memory byte-by-byte (writing **machine code**); so that CPU “knows” what to do in each possible state of the process.
3. Example of an addition instruction:  
  
000000 10001 10010 01000 00000 1000000
4. A machine code instruction is organized into **fields** with different meanings.
5. Some levels up the machine code is the **assembly** language. The above machine code takes the form:  
  
add \$s1,\$t1,\$t2
6. Assembly level lies between high-level languages and machine code.

A simple while loop in C:

```
while (save[i] == k) {
    i = i + 1;
}
```

Assuming that *i* and *k* are stored in registers \$s3 and \$s5, and the array *save* starts at the memory address stored in \$s6, the above C code is **compiled** to the following assembly code (for MIPS):


<sup>3</sup>Cycles are called ‘fetch-decode-execute’ or ‘instruction cycle’.

```

Loop:  sll $t1,$s3,2
      add $t1,$t1,$s6
      lw  $t0,0($t1)
      bne $t0,$s5,Exit
      add $s3,$s3,1
      j   Loop
Exit:


```

7. A computational process can be specified at various levels.



## 1.6 More into hardware


1. The basic building block of modern computer is the transistor.<sup>4</sup> Transistors are organized into logic gates.




<sup>4</sup>The figures in this subsection are taken from Tanenbaum 1999.

A	B	XOR
0	0	0
0	1	1
1	0	1
1	1	0


(a)



(b)




(c)




(d)

2. Mechanical addition with circuits:

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



A	B	Carry in	Sum	Carry out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



(a)

(b)

a short and nice history of computers. Pylyshyn (1984) is a classic on cognition and computation, from the representational camp. Consult Churchland and Sejnowski (1992) for a connectionist approach to the same topic. The last two books are NOT introductory level. For a general introduction, see Crane (2003).

## References

Churchland, P. S. and Sejnowski, T. J. (1992). *The Computational Brain*. MIT Press.

Crane, T. (2003). *The Mechanical Mind*. Routledge, New York.

Pohl, I. and Shaw, A. (1981). *The Nature of Computation: An Introduction to Computer Science*. Computer Science Press, Rockville, Maryland.

Pylyshyn, Z. (1984). *Computation and Cognition: Toward a foundation for Cognitive Science*. MIT Press, Cambridge, MA.

Tanenbaum, A. S. (1999). *Structured Computer Organization*. Prentice Hall, NJ, 4th edition.

## 1.7 Further reading

Pohl and Shaw (1981) is a beginner level introduction to computer science. Tanenbaum (1999) (or a newer edition) is an accessible book on computer architecture. It also provides