

Lecture 4: Instruction sets + RISC-V

Monday, January 14, 2019 9:03 AM

Outline

- What is an ISA?
- RISC-V
 - Features
 - Extensions
 - User-mode vs privileged
- Other ISAs
- HLL to machine code

ISAs

What is an ISA?

Hardware/software stack

What is part of an ISA?

RISC-V

General machine encoding

31	27	26	25	24	20	19	15	14	12	11	7	6	0							
funct7				rs2		rs1		funct3		rd		opcode		R-type						
imm[11:0]						rs1		funct3		rd		opcode		I-type						
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type						
imm[12:10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode		B-type						
imm[31:12]										rd		opcode		U-type						
imm[20 10:1 11 19:12]										rd		opcode		J-type						

Instruction types

See page 16 Figure 2.3 in RISC-V reader or page 104 table 19.2 in RISC-V user-mode spec.

R-type

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

Memory instructions

imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

Branch instructions

imm[12:10:5]	rs2	rs1	000	imm[4:1:11]	1100011	BEQ
imm[12:10:5]	rs2	rs1	001	imm[4:1:11]	1100011	BNE
imm[12:10:5]	rs2	rs1	100	imm[4:1:11]	1100011	BLT
imm[12:10:5]	rs2	rs1	101	imm[4:1:11]	1100011	BGE
imm[12:10:5]	rs2	rs1	110	imm[4:1:11]	1100011	BLTU
imm[12:10:5]	rs2	rs1	111	imm[4:1:11]	1100011	BGEU

Immediate instructions

imm[31:12]		rd	0110111	LUI
imm[31:12]		rd	0010111	AUIPC

imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI

Jump and link

imm[20:10:11:19:12]				rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR

Extensions

Base	Version	Frozen?
RV32I	2.0	Y
RV32E	1.9	N
RV64I	2.0	Y
RV128I	1.7	N
Extension	Version	Frozen?
M	2.0	Y
A	2.0	Y
F	2.0	Y
D	2.0	Y
Q	2.0	Y
L	0.0	N
C	2.0	Y
B	0.0	N
J	0.0	N
T	0.0	N
P	0.1	N
V	0.2	N
N	1.1	N

Privileged specification

What is missing from the ISA as we've talked about it so far?

From the Spec: <https://riscv.org/specifications/privileged-isa/>




Figure 1.1: Different implementation stacks supporting various forms of privileged execution.

High-level languages to machine code

Javascript?

```
function incrementX(obj) {  
  return 1 + obj.x;  
}  
incrementX({x: 42});
```

```
$ node --print-bytecode incrementX.js
...
[generating bytecode for function: incrementX]
Parameter count 2
Frame size 8
 12 E> 0x2ddf8802cf6e @   StackCheck
 19 S> 0x2ddf8802cf6f @   LdaSmi [1]
      0x2ddf8802cf71 @   Star r0
 34 E> 0x2ddf8802cf73 @   LdaNamedProperty a0, [0], [4]
 28 E> 0x2ddf8802cf77 @   Add r0, [6]
 36 S> 0x2ddf8802cf7a @   Return
Constant pool (size = 1)
0x2ddf8802cf21: [FixedArray] in OldSpace
- map = 0x2ddfb2d02309 <Map(HOLEY_ELEMENTS)>
- length: 1
      0: 0x2ddf8db91611 <String[1]: x>
Handler Table (size = 16)
```