Discussion 1: Chisel + VLSI


Thursday, January 10, 2019 12:24 PM

Outline

- VLSI design flow
- Chisel intro
- Lab 1 details


VLSI design flow

Standard Cells




 $\underline{https://fuse.wikichip.org/news/2004/iedm-2018-intels-10nm-standard-cell-library-and-power-delivery}$

Photolithography



Chisel

https://chisel.eecs.berkeley.edu/






Figure 04-01