

Lecture 17: Memory Technology

Friday, February 15, 2019 10:57 AM


Outline

- Performance with memory
- Memory technologies
- Hierarchy

50 GB/s memory bandwidth

Out of order CPU w/ 2 floating point units @ 4 GHz → 16 core machine
Peak perf: 8 GFlops

8 single precision
→ ops in parallel
256 bit vector
instructions
→ ~1000 Gflops
1 time slot



128 GFlops
→ 2 units per core
16 cores
4 billion cycles

2 units
x 8 flop per unit
x 16 cores
x 4 billion cycles

$$\frac{8 \cdot 10^9 \text{ inst/s}}{100 \text{ insts}} = 8 \cdot 10^7 \frac{\text{bytes}}{\text{s}}$$

8 MB/s

$$\frac{1/10^{12}}{100} = 1 \cdot 10$$

Roofline model


Memory technologies

What characteristics do we care about?

- Price (\$/bit)
- bandwidth → packaging
- Capacity
- density area/bit
- latency
- read only vs read write
→ latency of writes vs reads
- power / energy
- reliability
- destructive reads
- granularity of reads and writes
- volatility


SRAM

→ Static RAM



Price \$/bit → expensive
density → not dense → big
latency → very fast
1 cycle
Power → high
volatile

DRAM



Much cheaper than SRAM
denser
Slower than SRAM + higher latency
Volatile → destructive reads
→ write after reads

64k bit RAM

