
Discussion 7: Hierarchy

Thursday, February 21, 2019 2:34 PM

Outline

- Hierarchy
- Locality
 - o Temporal
 - o Spatial
- How to move data



Jata

DUS/W.re> ~64/6;+ +32 bit parallel upin 512 bit fast or @ clack speed La through pins Short wide ONTO Fibershiss bound low pour -> small wires 4ids no thick thong wires Is higher power (lock is slower narous bus >> pretly wide 64 Sits -> Optical intriornet Radio/ microwave interiornect 5 low laterey @ speed of light 5 thickor waveguide Ly convert electric by count to Low letery Signals to light Gerpasia Good Um waves by high bardwidth per L) exprusive 6 incompatible w/ logic 3D die Stading - through silizon Vias (TSVs) copper wins like on this wide busses low pour Ly vry expersive

high bandwidth

low latural

-> heat

> design puckages

by mother board

h thick ,
Serial bus

Since lat

Shere Package pir

low badwidth