

Lecture 21: Review

Wednesday, February 27, 2019 10:28 AM

AMAT + CPI example

L1 cache hit: 1 cycle, miss: 20 cycles, 95% hit ratio. 40% memory instructions.

assume no hazards

What is CPI without a cache? What is the speedup of a "perfect" cache?

$$CPI = 0.6 \times 1 + 0.4 \times 20 = .6 + 8 = 8.6$$

ratio of non-mem instructions \uparrow CPI for mem
ratio of mem instructions \uparrow CPI for mem

$$\text{speedup of perfect} = \frac{8.6}{1} = 8.6x$$

What is CPU with the cache? How close to the "perfect" cache?

$$AMAT = 1 + 0.05 \cdot 20 = 2 \text{ cycles}$$

hit time for cache \uparrow miss ratio \uparrow miss penalty

$$CPI \text{ w/ cache} = 0.6 \times 1 + 0.4 \times 2 = 1.4$$

$$\text{speedup of perfect compared to cache} = \frac{1.4}{1} = 1.4x$$

Branches have 3 cycle penalty (20% branches)
not branch or mem

$$CPI = 0.4 \times 3 + 0.2 \times 3 + 0.4 \times 2$$

Branch resolved when you know the next PC

12. Assume a traditional 5-stage pipeline. Answer the following questions using the code block below.

i. Assume that, when we start executing this code block, $x7 = 72$ and $x8 = 228$. Can we move the `sw` before the `lw`? Why or why not?

ii. Assume we do not have a forwarding unit. Can we move instruction 8 between instructions 0 and 4 to eliminate some of the NOPs? Why or why not?

```

0:  add x3, x1, x2
4:  bne x3, x4, 16
8:  lw  x5, 124(x7)
12: sw  x6, -32(x8)
16: add x4, x1, x3
20: ...

```

Safe to reorder if independent

\rightarrow addr 196 ($72 + 124$)

\rightarrow addr 196 ($228 - 32$)

Since same addr cannot reorder

\hookrightarrow don't show registers

\hookrightarrow don't show memory addresses

What information does proc need from branch predictor to fetch next address

1. taken or not (prediction)
2. where to go (next PC)

Question 10:

expose static ILP

increase ILP through rescheduling

loop unrolling

new

ISAs like VLIW or EPIC


\hookrightarrow very long instruction word

\rightarrow explicitly parallel

SIMD instructions / vector extensions

EXPOSE dynamic ILP


dynamic scheduling / out-of-order execution / renaming / reservation stations



For each access, mark if it is a hit or a miss.

M 0x408bc
 M 0x408bc
 M 0x508bc
 M 0x608bc
 M 0x00000
 H 0x408a0
 M 0x00010
 H 0x608b4

breakdown of address



16 byte blocks

4 bits = $\log(16 \text{ bytes})$

Index	way 0	way 1
0	0x000	
1	0x000	
2		
3		
4		
5		
6		
7		
8		
9		
a	0x408	
b	0x408 0x608	0x508
c		
d		
e		
f		

$$\# \text{sets} = \frac{\# \text{lines}}{\# \text{ways}}$$

$$16 = \frac{32}{2}$$

$$\text{Hit rate} = \frac{2}{8} = 0.25$$

Why always taken is better than always not taken?

loops take lots of branches

100
 taken 100
 times
 not taken
 1 time

for (...) {
 ...
 }

top: ~
 ~
 ~
 ~
 bit top

taken = $\frac{100}{101} = 98.01\%$
 not taken = $\frac{1}{101} = 0.99\%$

T.O-order Read after write deps.

↓ v

```
0:  lw    x2, 0(x1)
- 4:  addi x7, x2, -5
- 8:  sw    x4, 12(x3)    sw reads x4
→ 12: add  x10, x7, x4
→ 16: lw    x8, 100(x10)
→ 20: sub  x10, x9, x8
```

Out of order

Write after write ← 

Write after read ← 