Book: chapters 5.6 – 5.8, 5.10 – 5.14,5.16-5.17, 6.1 – 6.7,6.10-6.11,6.13-6.14

Read the book! For this part of the class, lectures didn't necessarily cover all details covered in the book.

The final is cumulative, with a focus on coalescing the knowledge gained throughout the quarter.

The list below focuses on the topics after the second midterm.

Not every topic on this list is covered on the practice final.

Check the written homeworks for more questions.

If you want to review previous topics, check the written homeworks or practice midterms.

- Virtual memory
  - o Translation mechanisms
  - Paging
  - o Page tables
  - o TLB
  - o AMAT with TLBs
  - o Reducing translation overhead
  - Virtualizing the whole system
- Branch prediction
  - o Perceptron paper
  - Timing constraints
- Parallel programming
  - Flynn's taxonomy
  - Parallel processing and memory
  - Warehouse-scale computing
  - Accelerators

| Question 1.<br>memory<br>page size |       | Current processors and operating systems support "large pages" or "huge pages". These are virtual page sizes larger than the base page size (e.g., x86 supports 2 MB and 1 GB pages in addition to the base of 4 KB).  |  |  |  |  |
|------------------------------------|-------|--|--|--|--|--|
|                                    | a.    | What kind of locality do large pages sizes take advantage of?  |  |  |  |  |
|                                    | b.    | In the x86 multi-level page table we discussed in class, will large pages increase, decrease, or have no effect on the TLB miss penalty compared to the standard 4 KB page size? Why?  |  |  |  |  |
|                                    | c.    | Consider the TLB miss ratio with nominal page size (4 KB) and huge pages (2 MB). Will a TLB with 2 MB or 4 KB pages have a lower miss ratio (higher hit ratio)? Why?   |  |  |  |  |
| Question 2                         | •     | Shared memory versus message passing.  |  |  |  |  |
|                                    | a.    | Describe a shared memory machine.  |  |  |  |  |
|                                    | b.    | Describe a message passing machine.  |  |  |  |  |
|                                    | C.    | Name an example system architecture that is a shared memory machine.   |  |  |  |  |
|                                    | d.    | Which is easier to write a program for: a shared memory machine or a message passing machine? Why?   |  |  |  |  |
|                                    | ) = C | Vector machines are an example of a SIMD style of parallel processing. They feature instructions that look VR1 + VR2. Explain briefly what a vector register is, and why these machines can fetch and decode many uctions than a traditional processor does. Use pictures if that will help get your point across. |  |  |  |  |

| Question 4. | Parallel architectures and programming models.  |  |
|-------------|---|--|
| a           | a. Describe a SISD architecture.  |  |
| t           | o. Describe a SIMD architecture.  |  |
|             | c. Which is easier to write a program for: SISD or SIMD? Why?                             |  |
| C           | Which is easier to write a program for. 5150 or 51100: Why:                               |  |
|             |   |  |
| Question 5. | 75% of an application is data parallel work (e.g., vector operations).                    |  |
| а           | a. What is the maximum speedup on a SIMD machine with 8 lanes?                            |  |
| k           | o. What is the maximum speedup on a SIMD machine with 16 lanes?                           |  |
| c           | What is the speedup of the application on 16 lanes compared to 4 lanes? Why is it not 4x? |  |
| C           | d. What is the maximum possible speedup? How many lanes are necessary to achieve this?    |  |
| Question 6. | SIMD machines can be more efficient than SISD machines. Why?                              |  |

| <b>Question 7.</b> architectur | True/False: Many applications exhibit data-level parallelism, which can be exploited by vector es.  |
|--------------------------------|---|
| Question 8.                    | Compare a scalar machine to a multi- <i>threaded</i> machine:  For a SISD application, how will the performance compare between the two machines? |
| b.                             | For a MIMD application, how will the performance compare between the two machines?  |
| C.                             | If there are many <i>different</i> applications running on the system, how will the throughput compare between the two systems?                   |
| Question 9.                    | Assume a 40-bit virtual address and 4 KB page size.   |
|                                | Draw the address breakdown used to access the MMU.  For a fully associative TLB, which bits are used for the tag?                                 |
| C.                             | What is the data in a TLB? Why do we cache this data?   |
| d.                             | If the TLB had 16 entries and was 8-way set associative, which bits would be used for the index?  |
|                                |   |

**Question 10.** For the following addresses, mark whether it hits or misses in the TLB. For the addresses that hit in the TLB, write the physical address. The page size is 4 KB.

|         |         | 0x5363ea56   | 0x2509c92  |
|---------|---------|--------------|------------|
| TLB     |         |              |            |
| Тад     | Data    |              |            |
| 0x56076 | 0xc0268 | 0 504 100 11 | 0 4604100  |
| 0x04d22 | 0x0f20a | 0x504d22d1   | 0x4604d20c |
| 0xb1186 | 0x46861 |              |            |
| 0x5363e | 0xb5b6b |              |            |
| 0x2509c | 0x1491c | 0x10256076   | 0xb5b6b2f2 |
|         |         | 0x10230070   | 0XD3D0D212 |
|         |         |              |            |
|         |         |              |            |
|         |         | 0xb1186cd2   | 0x04d22ca: |

## **Question 11.** Accelerators.

- a. Why would we want to add an accelerator to our system?
- b. Should we add an accelerator to every system we build? Is there a reason why we shouldn't add accelerators for everything?
- **Question 12.** We are building a new dynamic branch predictor for use in a CPU. This branch predictor is more accurate than the static branch predictor that we've used previously but consumes a decent amount of additional power. We can use either the dynamic one that we've built or go back to the static one.
  - a. If our design team was solely concerned with the power usage of the CPU, which branch predictor should we pick? Why?
  - b. If our design team was solely concerned with the application performance of the CPU, which branch predictor should we pick? Why?
  - c. At a higher level (without numbers), if our design team needed to decide based on all factors, not just power or performance, what would influence our decision? Listing those other factors may help.