


Lecture 26: Parallel 2

Monday, March 11, 2019 10:04 AM

Outline


- Flynn's taxonomy
- Parallel processing and memory



Modern systems combine SISD, SIMD, MIMD

Barrier operation

↳ all threads wait for others to arrive before proceeding





int * arrived; = 0x10000 initialize arrived = 0

barriers:

```
*arrived += 1,
while (*arrived < 2)
; // spin
```

reset barrier

```
lw x2, arrived 100
lw x3, 0(x2) 104
addi x3, x3, 1 108
sw x3, 0(x2) 110
addi x4, zero, 2 114
blt x5, x4, -4 118
```



Cache coherence

↳ Rule: Single write
→ multiple reader

every read/write → broadcast all actions
↳ check all caches ↳ small systems w/ shared bus

notify central directory of state of each block → directory which is more scalable than broadcast

need to add more cache block states

Valid, dirty, invalid ← "normal" states

for coherence add shared state

MSI protocol → modified, shared, Invalid