
Time
100 ns
200 ns
i_clk=1
empty=0
full=0
i_wr_fifo=0
wr_en=0
wr_addr=6
rd_addr=2
fifo_data {
wr_addr=6
i_wr_data[15:0]=2222
ram_mem[0][15:0]=FFFF
ram_mem[1][15:0]=1243
ram_mem[2][15:0]=2346
ram_mem[3][15:0]=1111
ram_mem[4][15:0]=2222
ram_mem[5][15:0]=2222
ram_mem[6][15:0]=0000
} fifo_data
i_mode=0
span=1
i_re_fifo=0
mem_elements=4
read_0 {
i_re_0=0
re_en_0=0
rd_addr=2
i_addr_0[15:0]=0000
addr_0[15:0]=0002
data_0[15:0]=1243
} read_0
read_1 {
re_en_1=0
rd_addr=2
i_addr_1[15:0]=0000
addr_1[15:0]=0006
data_1[15:0]=uuuu


Time
300 ns
400 ns
i_clk=1
empty=0
full=0
i_wr_fifo=0
wr_en=0
wr_addr=6
rd_addr=2
fifo_data {
wr_addr=6
i_wr_data[15:0]=2222
ram_mem[0][15:0]=FFFF
ram_mem[1][15:0]=1243
ram_mem[2][15:0]=2346
ram_mem[3][15:0]=1111
ram_mem[4][15:0]=2222
ram_mem[5][15:0]=2222
ram_mem[6][15:0]=0000
} fifo_data
i_mode=0
span=1
i_re_fifo=0
mem_elements=4
read_0 {
i_re_0=0
re_en_0=0
rd_addr=2
i_addr_0[15:0]=0000
addr_0[15:0]=0002
data_0[15:0]=1243
} read_0
read_1 {
re_en_1=0
rd_addr=2
i_addr_1[15:0]=0000
addr_1[15:0]=0006
data_1[15:0]=uuuu
6
2
6
6
2222
FFFF
1243
2346
1111
2222
2222
0000
4
1
4
0
6
0002
0004
0008
2222
6
0001
0003
0007
1111