
Time
100 ns
200 ns
300 ns
400 ns
500 ns
600 ns
DT_ACCEL full simulation {
clk=1
current_s=e5
i_node_info[31:0]=00000003
go_right=1
i_threshold[31:0]=00000005
o_node_addr[15:0]=0005
o_data_addr[15:0]=0005
i_data_out[31:0]=40133333
leaf=1
feature[15:0]=0001
o_done=1
ld_class=0
o_class[15:0]=0001
enable=0
FIFO_OUT {}
NODE_MEM {
ram_mem[0][31:0]=00030004
ram_mem[1][31:0]=40200000
ram_mem[2][31:0]=00000001
ram_mem[3][31:0]=00060004
ram_mem[4][31:0]=40A00000
ram_mem[5][31:0]=00000003
ram_mem[6][31:0]=00000005
} NODE_MEM
i_data_out[31:0]=40133333
fifo_empty=u
re_en=u
re_en=0
o_re_data=0
} DT_ACCEL full simulation
i_clk=1
current_s=e1
i_clk=1
current_s=e5
current_s=e1