

# MIPS CPU and Compiler

Authors :

Name:

Mario Morcos

Mohamed Mahmoud

Sameh Maher Kalach

Mohamed Amr

E-mail:

mariomorcoswassily@gmail.com

mohamed\_hesham23@outlook.com

samehkalash0@gmail.com

elnaggarx2003@gmail.com

# Introduction

Welcome to our MIPS CPU and Compiler Documentation. This comprehensive guide aims to provide an in-depth understanding of the MIPS (Microprocessor with Pipeline Stages) architecture, its CPU design, and the corresponding compiler functionalities.

This documentation is structured into several key sections, each focusing on essential aspects of MIPS CPU design and compiler construction: MIPS Architecture ,CPU Implementation ,Optimization Techniques, Compiler Design and Practical Examples

The MIPS CPU and Compiler Documentation offer a gateway to the world of computing measured in millions of instructions per second. By engaging with this guide, readers will gain a deep understanding of MIPS architecture and compiler design, enabling them to harness the full potential of MIPS-based systems for a wide range of applications.

Please refer to this documentation for comprehensive insights into using it, and feel free to reach out with any questions, feedback, or suggestions.

## **Contents :**

- I. Data Path
  - A. Fetch Pipeline
  - B. Decode Pipeline
  - C. Memory Execute Pipeline
  - D. Memory Access Pipeline
  - E. Memory WriteBack
- II. Control Unit
- III. Hazard Detection Unit
- IV. Bugs and Testing
- V. Compiler

# I.Data Path

## A. Fetch Pipeline

### Overview :


The Fetch Pipeline stage is the first step in the instruction execution process. This section covers the mechanisms involved in retrieving instructions from memory, including the program counter (PC) and instruction memory. It's discussed how the fetch pipeline ensures a continuous flow of instructions into the CPU, setting the stage for subsequent processing stages.

### Fetching Schematics :

The Fetch Pipeline module integrates two main components:

**Instruction\_Fetch:** Fetches the next instruction based on the program counter, jump signals, and branch target. **IF\_ID:** Holds the fetched instruction and the incremented program counter value until the next clock cycle. The stall signal is used to pause the pipeline, preventing updates to the program counter and fetched instruction if necessary. This setup is typical in pipelined CPU

designs, ensuring that instructions are fetched and passed to the next stage efficiently while handling hazards and control signals correctly.




## I. B. Decode Pipeline

### Overview :

In the Decode Pipeline stage, the fetched instruction is interpreted to determine what action is required. The process of decoding instruction opcodes, and the significance of registers in this stage. By understanding the decode pipeline, readers will grasp how the CPU prepares instructions for execution.

### Decoding Schematics :

The Decode Pipeline module integrates two main components: Instruction\_Decompile: Decodes the instruction, reads the register file, and prepares the necessary intermediate values and control signals. ID\_EX: Holds the control signals, operand data, and intermediate values until the next clock cycle. The stall signal is used to pause the pipeline, preventing updates if necessary. This setup ensures that the decoded instruction and associated control signals and data are correctly passed to the next stage of the pipeline.




## II. C. Memory Execute Pipeline

### Overview :

The Execute Pipeline stage is where the actual computation or operation specified by the instruction is carried out. This section details the operation of the ALU, the handling of different instruction types (arithmetic, logic, etc.), and the execution of branch instructions. It highlights how the pipeline ensures that execution is efficient and that data hazards are minimized.

### Execute Pipeline Schematics :

The Execution module integrates two main components: **Execute\_Address**: Executes the instruction using the ALU and determines the next program counter for branch instructions. **EX\_MEM**: Holds the control signals, ALU result, and other data until the next clock cycle. This setup ensures that the executed instruction and associated control signals and data are correctly passed to the memory stage of the pipeline.



### ALU OP of Operations :

is typically derived from a combination of the instruction's function field (for R-type instructions) and the main opcode field. The following is an example mapping for R-type instructions:

OpCode	aluOp	FunctionOp	operation
000000	10	100000	add
000000	10	100010	subtract
000000	10	100101	or
000000	10	100100	and
000000	10	011000	mul
001000	00	XXXXXX	addi
100100	00	XXXXXX	LW
101011	00	XXXXXX	SW
100001	01	XXXXXX	skip
000101	10	XXXXXX	bun


### III. D. Memory Access Pipeline

#### Overview :

In the Memory Access Pipeline stage, the CPU interacts with memory to read from or write to it as needed by the instruction. This section covers the mechanisms for accessing data memory and the management of memory access conflicts. It provides insights into how the pipeline handles memory operations without stalling the overall instruction flow.

#### Access Pipeline Schematics :

The Access module integrates two main components: **Memory\_Access**: Handles memory access, reading data from or writing data to memory. **MEM\_WB**: Holds the control signals, ALU result, and data read from memory until the next clock cycle. This setup ensures that the data from the memory access stage is correctly passed to the write-back stage of the pipeline. The **Memory\_Access** component performs the actual memory read/write operations, while the **MEM\_WB** component stores the results and control signals until they are needed in the next stage.




## IV. E. WriteBack


### Overview :


The final stage, Memory WriteBack, involves writing the results of executed instructions back to the register file. This section explains how the pipeline ensures that data is correctly written and available for subsequent instructions. Understanding the writeback process is key to ensuring data integrity and the smooth functioning of the pipelined CPU.

### Schematics :









## II. Control Unit

### Overview :

The Control Unit module is a key component in a CPU pipeline responsible for generating control signals based on the current instruction's opcode. These control signals direct the operation of other components in the CPU, such as the ALU, memory, and registers.

### Architecture :

The architecture of the Control\_Unit module uses a process triggered by the falling edge of the clock signal. Within this process, a case statement is used to generate control signals based on the value of the opcode.

R-type Instructions (000000): Sets the `reg_dst`, `mem_to_reg`, and `reg_write` signals. Sets `alu_op` to 10. Disables `jump`, `branch`, `mem_read`, `mem_write`, and `alu_src`.

I-type Instructions (001100, 001000): Sets `reg_dst` to 0 and `reg_write` to 1. Adjusts other signals based on the specific I-type instruction.

Load Word (100011): Sets `reg_dst` to 0, `mem_to_reg` to 1, and `alu_src` to 1. Enables `mem_read` and `reg_write`. Disables `jump`, `branch`, and `mem_write`.

Store Word (101011): Sets `alu_src` to 1 and `mem_write` to 1. Disables `reg_dst`, `mem_to_reg`, `reg_write`, `mem_read`, `branch`, and `jump`.

Branch Instructions (000100, 100001, 000101): Configures control signals for branching (`branch` set to 1). Adjusts ALU operation codes accordingly.

Jump (000010): Sets `jump` to 1. Disables other control signals.

Default (others): Provides default control signal values for unrecognized opcodes.

## Control Unit Codes :

is typically derived from a combination of the instruction's function field (for R-type instructions) and the main opcode field. The following is an example mapping for R-type instructions:

	reg_dst	mem_to_reg	alu_op	jump	branch	mem_read	mem_write	alu_src	reg_write
R	1	1	10	0	0	0	0	0	1
addi	0	1	00	0	0	0	0	1	1
LW	0	1	00	00	0	1	0	1	1
SW	0	0	00	0	0	0	1	1	0
skip	X	X	10	0	1	0	0	X	0
bun	X	X	10	0	1	0	0	X	0

### III. Hazard Detection Unit

#### Overview :

The Control Unit module is a key component in a CPU pipeline responsible for generating control signals based on the current instruction's opcode. These control signals direct the operation of other components in the CPU, such as the ALU, memory, and registers.

#### Architecture :

Architecture The architecture of the Hazard\_Detection\_Unit module employs a process to evaluate various conditions and determine whether stalling is required.

The process is triggered by changes in inputs related to branch instructions, register writes, ALU sources, and memory operations.

It assesses conditions involving register dependencies and memory operations to identify potential hazards.

If a branch instruction is detected (branch = '1') and there's a register write in the EX stage (reg\_write\_ID\_EX = '1'), the module evaluates different scenarios to determine whether stalling is necessary: Checks for register dependencies between the instruction in the IF stage and the one in the EX stage (reg\_source\_IF\_ID and reg\_target\_IF\_ID compared to reg\_target\_ID\_EX). Considers memory operations (mem\_to\_reg\_ID\_EX, mem\_to\_reg\_EX\_MEM) to identify potential hazards.

If there's a memory operation in the ID stage and a register write (mem\_to\_reg\_ID\_EX = '1' and reg\_write\_ID = '1'), the module checks for register dependencies and ALU sources to determine whether stalling is necessary.

Overall, the Hazard\_Detection\_Unit module ensures the smooth execution of instructions by detecting potential hazards and initiating stalling when necessary to avoid data hazards and maintain pipeline integrity.

## IV. Wave Testbench Outputs



## **V. Compiler**

### **Nutshell**

Convert High level language (called MIPS language) to machine code by using multiple steps.

### **Steps:**

- Lexer
- Parser
- Assembler

### **Lexer:**

Lexer is the lexical analyzer for text conversion into meaningful tokens based on categories. These tokens categorize various parts of the our MIPS language codebase for further processing and manipulation

### **Parser:**

Responsible for tokenization of blocks into statements then rearrange and parse them into AST tree The code goes through lines of MIPS code and identifies patterns .

## **VI. Assembler**

### **Nutshell:**

It converts from assembly language to machine code (binary 0s and 1s) with the same MIPS instruction format whether (R-type , I-type) .

### **How it functions :**

- Reading Assembly code from a text file.
- Matching the required operations with the Mips operations'
- Interpreting the matched MIPS operations with the binary code with the suitable instruction format.
- Output binary code gets transferred to another text file specified for the output

### **Language Used:**

C++

### **Operations Include :**

- inp
- mov
- bun
- out
- skp