



(a) Task metric versus logical capacity



(b) Topology-matched 25-segment latency



M0 is descriptive because its between-trial CV exceeds 5%. M5 is at latency parity with segmented FP32; no formal INT8 speedup is claimed.