# Project Report CSC 3050 Simplified ALU

Wei Wu

118010335

April 10, 2020

The School of Science and Engineering



# 1. Understandings of the Project

This project is about writing a simplified MIPS ALU using hardware description language Verilog. This project is divided into two modules. The first module is an instruction decoder. It decodes opcode (and funct for R-type instructions) of the MIPS instruction, and then generates aluctr and alusrc. The second module is an ALU. It takes aluctr, gr1, and operand2 (gr2 or sign-extended imm) as input. After corresponding calculation, it outputs the result and flags, including a zero flag, a negative flag, and an overflow flag.

# 2. The Implementations of the Project

#### 2.1. The Big Picture Idea

At the very beginning, the hardware needs to generate control signals for the ALU from the input 32-bit MIPS instruction code. To be specific, the control signals include a 5-bit aluctr signal and a 1-bit alusrc signal. The aluctr signal determines the behavior of the ALU (add, sub, mult, ...), while the alusrc signal determines the second operand (gr2 or sign-extended imm). These signals can be generated according to the opcode (and funct for R-type instructions) of the instruction.

Then, according to the control signals, the ALU starts to handle the operation. Firstly, it calculates the result. After that, it sets the zero flag, the negative flag, and the overflow flag. In the end, it outputs both the result and the flags.

# 2.2. Implementation Details

#### 2.2.0. Load and store

For most instructions, three registers are used: reg\_A, reg\_B, and reg\_C.

The ALU loads the input gr1 to reg\_A. If alusrc=0, the ALU loads the input gr2 to reg\_B; else if alusrc=1, the ALU loads the sign-extended immediate to reg\_B.

After calculation, the ALU stores the result in reg\_C.

# 2.2.1. Special operations with other registers

For mult and multu, the register hi stores the higher 32 bits of the result, while the register lo stores the lower 32 bits of the result.

For div and divu, the register hi stores the remainder, while the register lo stores the quotient.

For addiu, andi, ori, xori, and sltiu, the register imm0 stores the zero-extended immediate.

#### 2.2.2. The control part

The control part (module control\_unit in the code) takes both opcode and funct as input. It generates 2 control signals, namely aluctr and alusrc. The aluctr signal is 5-bit long. It determines the behavior of the ALU (add, sub, mult, ...). While the alusrc signal is 1-bit long. It determines the source of the second operand (gr2 or sign-extended imm).

If opcode is 0 (R-type instructions and BEQ, BNE), the alusrc signal will be set to 0, which indicates that the second operand (reg\_B) should be gr2. Else, if the opcode is not 0 (other I-type or J-type instructions), the alusrc signal will be set

to 1, which indicates that the second operand (reg\_B) should be the sign-extended immediate.

Furthermore, the required instructions are sorted by their ALU behaviors. Each distinct ALU behavior is mapped to an aluctr code. For example, both sub and beq correspond to ALU subtraction. Thus, they should share the same aluctr code.

In this project, we just made up all the aluctr codes. The correspondence between aluctr and ALU behaviors are illustrated in the following table.

0: add / addi / lw / sw	1: addu / addiu	2: sub / beq / bne	3: subu
4: mult	5: multu	6: div	7: divu
8: and	9: nor	10: or	11: xor
12: slt / slti	13: sltu / sltiu	14: sll	15: sllv
16: srl	17: srlv	18: sra	19: srav
20: andi	21: ori	22: xori	

#### 2.2.3. Sign-extension and zero-extension

According to the MIPS ISA, the immediate is sign-extended and then transferred to the ALU. The sign-extended immediate can be used directly when the instruction is addi, beq, bne, ... However, when it comes to instuctions like andi, ori, xori, ..., the zero-extended immediate is needed. Therefore, inside the ALU, we need to generate the zero-extended immediate from the input signed-extended immediate. Also, an additional register imm0 is needed to store the

zero-extended immediate.

For zero-extension, we only need to concatenate 16 0's with the immediate. The Verilog code is like:

For sign-extension, we need to extend the immediate with its sign bit (MSB).

The Verilog code is like:

### 2.2.4. The negative flag

For signed operations, the negative flag indicates whether the result is negative. It simply equals the sign bit (MSB) of the result. For unsigned operations, the negative flag is not important. We just set it to be 0.

# 2.2.5. The zero flag

The zero flag indicates whether the result is equal to zero. It is a signal for branch instructions.

#### 2.2.6. The overflow flag


For instructions like add, sub, addi, ..., the overflow flag indicates whether an overflow exception happens. For other instructions, it is not important. We just set it to be 0.

In the MIPS ALU, the 32-bit full adder consists of 32 1-bit full adders. To detect overflow, we can simply compare the 30<sup>th</sup> carry-out and the 31<sup>st</sup> carry-out (In other words, carry into MSB and carry out of MSB). If the 30<sup>th</sup> carry-out is not equal to the 31<sup>st</sup> carry-out, an overflow occurs.

In my program, I did not use a 32-bit full adder. Instead, I just use "reg\_A + reg\_B". Therefore, I used an additional 1-bit register called bit32 to detect overflow. The code is

The mechanism is very similar. First, concatenate reg\_A and reg\_B to their MSB, respectively. Then, add them up. Store the result in the reg\_C concatenated to the extra 1-bit register bit32. If bit32 is not equal to reg\_C[31], an overflow occurs.

# 2.3. Block Diagram



# Registers:

# In main module:

```
//Instruction Decoding
reg [5:0] opcode, funct;

//shamt
reg unsigned [4:0] shamt;

//Sign-extended immediate
reg [31:0] imm;

//When alusrc = 0, operand2 = gr2
//When alusrc = 1, operand2 = imm
reg [31:0] operand2;
```

#### In ALU Control module:

```
//Registers for operand1, operand2, and result
reg signed [31:0] reg_A, reg_B, reg_C;

//Registers for the flags
reg zero, negative, overflow;

//Register hi and lo.

//They are used for MULT, MULTU, DIV, DIVU
reg [31:0] hi, lo;

//Unsigned registers for MULTU, DIVU, SLTU, SLTIU
reg [31:0] reg_B_u, reg_A_u;

//Zero-extended imm
reg [31:0] imm0;

//Register which is used to dectect overflow
reg bit32;
```

# In the control\_unit module

```
/*
aluctr is made up
It starts from 0b0_0000
*/
reg [5:0] aluctr;

//alusrc = 0 : from register
//alusrc = 1 : from extended immediate
reg alusrc;
```

CSC3050 Project 2 Wei WU 118010335

# 2.4. Explanation of Instructions


# 2.4.0. Testing Environment

Windows 10 x64

iVerilog v11-20190809 x64

#### 2.4.1. ADD / ADDI

Hardware: 32-bit full adder



Theory: The 32-bit full adder is composed of 32 1-bit full adders. The inputs a[31:0] and b[31:0] are reg A and reg B. For addition, cin is 0.

Registers: reg\_A, reg\_B, reg\_C

Result: c = gr1 + gr2 / c = gr1 + [sign-extended] imm

Overflow flag: Set if an overflow occurs.

Zero flag: Set if  $reg_C = 0$ .

Negative flag: reg C[31]

```
//ADD: 1 + 8 = 9
#10 i_datain<=32'b000000_00011_00010_00001_00000_100000;
gr1<=32'b0000_0000_0000_0000_0000_0000_0001;
```

```
gr2<=32'b0000_0000_0000_0000_0000_0000_0000_1000;
//ADD: 2 + -2 = 0 zero
#10 i datain<=32'b000000 00011 00010 00001 00000 100000;
gr2<=32'b1111_1111_1111_1111_1111_1111_1110;
//ADD: -2 + -1 = -3 negative
#10 i datain<=32'b000000 00011 00010 00001 00000 100000;
gr1<=32'b1111_1111_1111_1111_1111_1111_1111]
gr2<=32'b1111_1111_1111_1111_1111_1111_1111;
//ADD: -1 + -2147483648 = overflow
#10 i datain<=32'b000000 00011 00010 00001 00000 100000;
gr1<=32'b1111_1111_1111_1111_1111_1111_1111;
//ADD: 2147483647 + 8 = overflow
#10 i datain<=32'b000000 00011 00010 00001 00000 100000;
gr1<=32'b0111_1111_1111_1111_1111_1111_1111;</pre>
gr2<=32'b0000 0000 0000 0000 0000 0000 0000 1000;
#10 i datain<=32'b001000 00011 00010 00000000000001000;
gr1<=32'b0000 0000 0000 0000 0000 0000 0000 0111;
//ADDI: 3 + -3 = 0 zero
//ADDI: 1 + -64 = -63 negative
#10 i_datain<=32'b001000_00011_00010_11111111111000000;
//ADDI: -2147483648 + -1 = overflow
#10 i datain<=32'b001000 00011 00010 1111111111111111;
gr2<=32'b0000_0000_0000_0000_0000_0000_0000;
```

Instruction:op:func:ALUctr:ALUsrc	gr1		gr2		imm	:shamt:	c	:	hi :	10	: zero :	negative	: overflo	OW
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	XXXXX:XXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xxxxxxx	XXXXXXXXXXXX	x:xxxxx:xxxxx	XXXXXXXXXXXXXXXXXXXXXXXXX	XX:XXX	:XXXXXX	XXXXXXX	: x :	X	: X	
20620008:08: 08 : 00 : 1	:00000000000000000000000000000000000000	00111:0000000	000000000000000000000000000000000000000	000000:00	00000000000100	0:00000:000000	00000000000000000000000011	11:xxx	:xxxxx	XXXXXXXX	: 0 :	0	: 0	
2062fffd:08: 3d : 00 : 1	:00000000000000000000000000000000000000	00011:0000000	000000000000000000000000000000000000000	00000:11	111111111111111	1:11111:00000	000000000000000000000000000000000000000	00:xx	:xxxxx	XXXXXXXX	: 1 :	0	: 0	
2062ffc0:08: 00 : 00 : 1	:00000000000000000000000000000000000000	00001:0000000	000000000000000000000000000000000000000	00000:11	11111111100000	0:11111:11111	1111111111111111111111110000	01:xx	xxxxx:	XXXXXXXX	: 0 :	1	: 0	
2062ffff:08: 3f : 00 : 1	: 1000000000000000000000000000000000000	00000:000000	000000000000000000000000000000000000000	00000:11	111111111111111	1:11111:01111	111111111111111111111111111111111111111	11:xx	:xxxxx	XXXXXXX	: 0 :	0	: 1	

#### 2.4.2. ADDU / ADDIU

Hardware: 32-bit full adder

Registers: reg A, reg B, reg C/c = gr1 + [sign-extended] imm

Result: c = gr1 + gr2

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: 0

Test Result:

#### 2.4.3. SUB

Hardware: 32-bit full adder, invertor

Theory: Subtraction can be done by adding the 2's complement of the subtrahend. First, use the 32-bit invertor to get the 1's complement of reg\_B. Then, the inputs a[31:0] and b[31:0] are reg\_A and 1's complement of reg\_B. For subtraction, cin is 1. This is because adding 1 to the 1's complement gives the 2's complement.

Registers: reg A, reg B, reg C

Result: c = gr1 + 1's complement of gr2 + 1

Overflow flag: Set if an overflow occurs.

Zero flag: Set if reg C = 0.

Negative flag: reg C[31]

Test Result:

```
//SUB: 7 - 3 = 4
#10 i_datain<=32'b000000_00011_00010_00001_00000_100010;
gr1<=32'b0000_0000_0000_0000_0000_0000_0000_0111;
//SUB: 3 - 3 = 0 zero
#10 i_datain<=32'b000000_00011_00010_00001_00000_100010;
//SUB: 3 - 7 = -4 negative
#10 i_datain<=32'b000000_00011_00010_00001_00000_100010;
gr2<=32'b0000_0000_0000_0000_0000_0000_0000_0111;
//SUB: -2147483648 - 1 = overflow
#10 i_datain<=32'b000000_00011_00010_00001_00000_100010;
```

#### 2.4.4. SUBU

Hardware: 32-bit full adder, invertor

Registers: reg\_A, reg\_B, reg\_C

Result: c = gr1 + 1's complement of [zero-extended] imm + 1

Overflow flag: 0

Zero flag: Set if reg C = 0.


# Negative flag: 0

/SUBU: 2147483648 - 1 = 2147483647

#### Test Result:

#### 2.4.5. MULT

Hardware: 32-bit x 32-bit multiplier



Theory:

Since a 32-bit x 32-bit multiplication gets a 64-bit result, we need two 32-bit registers hi and lo to store the result.

## Algorithm

For positive numbers:

1. Put the multiplier (reg A) into register lo. Set register hi to be 0.

Repeat the following steps for 32 times:

 If lo[0] = 1, add the multiplicand (reg\_B) to register hi. Place the result in register hi. 3. Shift {hi, lo} right by 1 bit

For negative numbers:

- 1. Remember the sign of each operand.
- 2. Convert any negative number to its 2's complement (absolute value).
- 3. Do the multiplication as the positive numbers.
- 4. If one operand is negative and the other is positive, convert the result to its 2's complement.

Registers: reg\_A, reg\_B, hi, lo

Result:  $\{hi, lo\} = gr1 * gr2$ 

Overflow flag: 0

Zero flag: Set if  $\{hi, lo\} = 0$ .

Negative flag: hi[31]

CSC3050 Project 2 Wei WU 118010335

# 

#### 2.4.6. MULTU

Hardware: 32-bit x 32-bit multiplier

Theory: Since the operands are unsigned, use unsigned registers for them.

Registers: reg A u, reg B u, hi, lo

Result:  $\{hi, lo\} = gr1 * gr2$ 

Overflow flag: 0

Zero flag: Set if  $\{hi, lo\} = 0$ .


Negative flag: 0

Test Result:

```
//MULTU: 2147483649 * 1 = 2147483649
#10 i_datain<=32'b000000_00011_00010_00001_00000_011001;
gr1<=32'b1000_0000_0000_0000_0000_0000_0001;
gr2<=32'b0000_0000_0000_0000_0000_0000_0001;
```

# 2.4.7. DIV

Hardware: 32-bit / 32-bit divisor



#### Theory:

Since a 32-bit / 32-bit division gets a 32-bit quotient and a 32-bit remainder, we need two 32-bit registers hi and lo to store the result.

# Algorithm

For positive numbers:

 Place the dividend (reg\_A) into register lo. Set register hi to be 0. Shift register {hi, lo} left by 1 bit.

Repeat the following steps for 32 times:

- 2. Subtract divisor (reg\_B) from the register hi. Place the result in register hi.
- 3. If register hi >= 0, shift register {hi, lo} left by 1 bit. Set lo[0] to be 1.
   Else if register hi < 0, restore original value by adding Divisor divisor (reg\_B) to register hi. Place sum in register hi. Also shift register {hi, lo} left by 1 bit. Set lo[0] to be 0.</li>
- 4. Shift register hi right by 1 bit.

For negative numbers, do the following steps:

- 1. Remember the sign of each operand.
- 2. Convert any negative number to its 2's complement (absolute value).
- 3. Do the division as the positive numbers.
- 4. If one operand is negative and the other is positive, convert the result to its 2's complement.

Registers: reg A, reg B, hi, lo

Result: lo = gr1 / gr2, hi = gr1 % gr2

Overflow flag: Set if an overflow occurs.

Zero flag: Set if lo = 0.

Negative flag: lo[31]

Test Result:

```
//DIV: 8 / 3 = 2 ... 2
#10 i datain<=32'b000000 00011 00010 00001 00000 011010;
gr1<=32'b0000_0000_0000_0000_0000_0000_0000_1000;
//DIV: 8 / -3 = -2 ... 2 negative
#10 i_datain<=32'b000000_00011_00010_00001_00000_011010;
gr1<=32'b0000_0000_0000_0000_0000_0000_0000_1000;
//DIV: 2 / -3 = 0 ... 2 zero
#10 i_datain<=32'b000000_00011_00010_00001_00000_011010;
gr2<=32'b1111_1111_1111_1111_1111_1111_1101;
//DIV: -2147483648 / -1 = overflow
#10 i_datain<=32'b000000_00011_00010_00001_00000_011010;
```

#### 2.4.8. DIVU

Hardware: 32-bit / 32-bit divisor

Theory: Since the operands are unsigned, use unsigned registers for them.

Registers: reg A u, reg B u, hi, lo

Result: lo = gr1 / gr2, hi = gr1 % gr2

Overflow flag: 0

Zero flag: Set if lo = 0.

Negative flag: 0

Test Result:

```
//DIVU: 2147483648 / 1 = 2147483648 ... 0
#10 i_datain<=32'b000000_00011_00010_00001_00000_011011;
gr1<=32'b1000_0000_0000_0000_0000_0000_0000;
gr2<=32'b0000_0000_0000_0000_0000_0000_0001;
```

```
Instruction:op:func:ALUctr:ALUcr:ALUcr:ALUcr:ALUcr:ALUcr:ALUcr:ALucr:ALucr:ALucr:ALucr:ALucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alucr:Alu
```

#### 2.4.9. AND / ANDI

Hardware: AND gates

Theory: AND can be done by bitwise operation. imm should be zero-extended.

Registers: reg\_A, reg\_B, reg\_C

Result: c = gr1 & gr2 / c = gr1 & [zero-extended] imm

Overflow flag: 0

Zero flag: Set if reg\_C = 0.

Negative flag: 0

Instruction:op:func:ALUctr:ALUsrc:	grl	:	gr2	:	imm	:shamt:	C	:	hi	: 1o	: zero	negative	: over	rflow
xxxxxxxx:xx: xx : xx : x :	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXX:XXXXXXX	XXXXXXXXXXXXXXXXXXX	XXXXX:XXXXX	XXXXXXXX	xxxx:xxxxx:xxxxxx	XXXXXXXXXXXXXXXXXXXXX	XXXXX: X	XXXXXX	XXXXXXXXX	(: X	X	:	X
00620824:00: 24 : 08 : 0 :	000000000000000000000000000000000000000	000001:11111111	11111111111111111111111	11111:0000	10000010	0100:00000:0000000	000000000000000000000000000000000000000	0001:x	XXXXXX	X:XXXXXXX	c: 0	0	:	0
00620824:00: 24: 08: 0:	000000000000000000000000000000000000000	000001:0000000	000000000000000000000000000000000000000	00000:00000	10000010	0100:00000:0000000	000000000000000000000000000000000000000	0000:x	XXXXXX	X:XXXXXXX	: 1	0	:	0
30628001:0c: 01 ; 14 ; 1 ;	000000000000000000000000000000000000000	000011:0000000	000000000000000000000000000000000000000	000000:10000	00000000	0001:00000:0000000	000000000000000000000000000000000000000	0001:x	XXXXXX	XXXXXXXX	: 0	0	:	0

#### 2.4.10. NOR

Hardware: NOR gates

Theory: NOR can be done by bitwise operation.

Registers: reg\_A, reg\_B, reg\_C

Result:  $c = \sim (gr1 \mid gr2)$ 

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: 0

Test Result:

```
//NOR: 4294967041 nor 241 = 14
#10 i_datain<=32'b000000_00011_00010_00001_00000_100111;
gr1<=32'b1111_1111_1111_1111_1111_0000_0001;
gr2<=32'b0000_0000_0000_0000_0000_1111_0001;

//NOR: 1 nor 2**32-1 = 0
#10 i_datain<=32'b00000_00011_00010_00001_00000_100111;
gr1<=32'b0000_0000_0000_0000_0000_0000_00001;
gr2<=32'b1111_1111_1111_1111_1111_1111_1111;
```

Osciologici (Control of Control o

#### 2.4.11. OR / ORI

Hardware: OR gates

Theory: OR can be done by bitwise operation. imm should be zero-extended.

Registers: reg A, reg B, reg C

Result: c = gr1 | gr2 / c = gr1 | [zero-extended] imm

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: 0

Test Result:

Instruction:op:func:ALUctr:ALUsre	grl		gr2		imm	:shamt:	c		hi	; lo	: zero	: nega	tive :	overflo
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xx:xxxxxxxxxxxx	XXXXXXXXXXXXXXXX	:xxxxxx	XXXXXXXXX	:xxxxx:xxxxxxxxx	XXXXXXXXXXXXXXXXXX							
00620825:00: 25 : 0a : 0	:00000000000000000000000000000000000000	11:00000000000000000	0000000000000000100	:0000100	0000100101	:00000:00000000000	000000000000000000000000000000000000000	1111:xx	XXXXX	x:xxxxxxxx	: 0		0 :	0
00620825:00: 25 : 0a : 0	:00000000000000000000000000000000000000	00:0000000000000000	0000000000000000000	:0000100	0000100101	:00000:00000000000	000000000000000000000000000000000000000	000:xx	XXXXX	x:xxxxxxxx	: 0		0 :	0
34628005 · 0d · 05 · 15 · 1	.00000000000000000000000000000000000000	11:00000000000000000000	00000000000000000000	1000000	0000000101	.000000.00000000000	000000100000000000000000000000000000000	1111 xx	YYYYY	X . XXXXXXXXX	. 0		0 .	0

#### 2.4.12. XOR / XORI

Hardware: XOR gates

Theory: XOR can be done by bitwise operation. imm should be zero-extended.

Registers: reg A, reg B, reg C

Result:  $c = gr1 \land gr2 / c = gr1 \land [zero-extended] imm$ 

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: 0

```
//XOR: 2**15 ^ 2**32-1 = 2*31-1
#10 i_datain<=32'b000000_00011_00010_00001_00000_100110;
gr1<=32'b1000_0000_0000_0000_0000_0000_0000;
gr2<=32'b1111_1111_1111_1111_1111_1111_1111;

//XOR: 3 ^ 7 = 4
#10 i_datain<=32'b000000_00011_00010_00001_00000_100110;
```

# 2.4.13. BEQ / BNE

Hardware: 32-bit full adder, invertor

Theory: For the ALU, BEQ / BNE is the same as SUB. If the zero flag is 1 / 0,

PC will branch.

Registers: reg A, reg B, imm0, reg C

Result: c = gr1 - gr2


Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: 0

#### 2.4.14. SLT / SLTI

Hardware: 32-bit full adder, invertor



# Theory:

For the ALU, SLT is based on reg\_A – reg\_B. If the first operand (reg\_A) is less than the second operand (reg\_B), then reg\_A – reg\_B will be negative. In other words, the sum of the 31<sup>st</sup> 1-bit full adder will be 1. Otherwise, it will be 0.

As for the result of SLT, the first 31 bits are always 0, while the  $32^{nd}$  bit is the same as the sum of the  $31^{st}$  1-bit full adder.

Registers: reg\_A, reg\_B, reg\_C

Result: c = gr1 < gr2 / c = gr1 < [sign-extended] imm

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: 0

#### Test Result:

```
//SLT: 3 < 4 : 1
#10 i_datain<=32'b000000_00011_00010_00001_00000_101010;
gr2<=32'b0000_0000_0000_0000_0000_0000_0000_0100;
//SLT: 7 < 4 : 0
#10 i datain<=32'b000000 00011 00010 00001 00000 101010;
gr1<=32'b0000_0000_0000_0000_0000_0000_0000_0111;
gr2<=32'b0000 0000 0000 0000 0000 0000 0000 0100;
#10 i datain<=32'b000000 00011 00010 00001 00000 101010;
gr1<=32'b0000_0000_0000_0000_0000_0000_0000_0111;
gr2<=32'b1111_1111_1111_1111_1111_1111_1111;
//SLTI: 3 < 4 : 1
#10 i datain<=32'b001010 00011 00010 00000000000000100;
gr2<=32'b0000_0000_0000_0000_0000_0000_0000_0100;
//SLTI: 7 < -32768 : 0
#10 i_datain<=32'b001010_00011_00010_10000000000000000;
gr1<=32'b0000_0000_0000_0000_0000_0000_0000_0111;
gr2<=32'b0000_0000_0000_0000_0000_0000_0000_0100;
```

#### 2.4.15. SLTU / SLTIU

Hardware: 32-bit full adder, invertor

Registers: reg\_A\_u, reg\_B\_u, reg\_C

Result: c = gr1 < gr2 / c = gr1 < [sign-extended] imm

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: 0

#### 2.4.16. LW / SW

Hardware: 32-bit full adder

Theory: For the ALU, LW and SW is the same as ADDI

Registers: reg A, reg B, reg C

Result: c = gr1 + [sign-extended] imm

Overflow flag: Set if an overflow occurs.

Zero flag: Set if reg C = 0.

Negative flag: reg C[31]

Test Result:

#### 2.4.17. SLL / SLLV

Hardware: 32-bit shift register

Theory: The data-in of the shift register is always 0.

Registers: reg\_A, reg\_B, reg\_C

Result:  $c = gr1 \ll shamt / c = gr1 \ll gr2$ 

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: reg C[31]

Test Result:

#### 2.4.18. SRL / SRLV

Hardware: 32-bit shift register

Theory: The data-in of the shift register is always 0.

Registers: reg\_A, reg\_B, reg\_C

Result:  $c = gr1 \gg shamt / c = gr1 \gg gr2$ 

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: reg C[31]

//SRL: 2\*\*31 >> 21 = 2\*\*10 = 1024

#10 i\_datain<=32'b000000\_00011\_00010\_00001\_10101\_000010;

Test Result:

#### 2.4.19. SRA / SRAV

Hardware: 32-bit shift register

Theory: The data-in of the shift register is equal to reg. A[31].

Registers: reg A, reg B, reg C

Result:  $c = gr1 \gg shamt / c = gr1 \gg gr2$ 

Overflow flag: 0

Zero flag: Set if reg C = 0.

Negative flag: reg C[31]

```
//SRA: -2147483648 >> 21 = -1024
#10 i_datain<=32'b000000_00011_00010_00001_10101_000011;
gr1<=32'b1000_0000_0000_0000_0000_0000_0000;
gr2<=32'b0000_0000_0000_0000_0000_0000_0010;

//SRAV: -2147483648 >> 21 = -1024
```

```
#10 i_datain<=32'b000000_00011_00010_00001_00000_000111;
gr1<=32'b1000_0000_0000_0000_0000_0000_0000;
gr2<=32'b0000_0000_0000_0000_0000_0001_0101;
```

#### 2.5.Discussion & Further Improvement

In the testbench, three pieces of data are updated each time:

# i\_datain, gr1, gr2

Then, they are processed in the following order:

- 1. The main module decodes i datain into opcode, funct, and imm.
- 2. The control module generates alustr and alustr according to funct and opcode.
- 3. The main module assigns gr2 or imm to register operand2.
- 4. The main module sends aluctr, gr1, and operand 2 to the ALU.

In the ALU module, I used the following statement:

#### always @(aluctr, gr1, operand2)

where aluctr is the control signal, gr1 is general register 1, and operand is general register 2 or sign-extended immediate.

When testing my Verilog code, I found out that the four ALU inputs were not synchronized. In the ALU, gr1 is updated earlier, while aluctr and operand2 are updated a little bit later. Hence, for an instant, the ALU will generate the result from the current gr1 and the previous aluctr and operand2. However, this instant is so short that the monitor will automatically ignore the result. So, this asynchronous issue will not affect the result.

In the project 4, a clock signal will be added to the ALU. Naturally, this problem will be completely fixed.