



OBJECTS

Generic Header




gc: reserved bits for garbage collection
 r: readable
 w: writable
 d: data only (no pointers allowed)
 λ : length of this object
 β : current access barrier


Ordinary




Long




Executable



Immediate (Primitive)








Immediate (Pointer)



POINTERS & DATA

(in memory)




Allocate immediate primitive if:

- sw and rs(30) \neq rs(31)
- sh at h1 and rs(14) \neq rs(15)
- sb at b3 and (rs(7) = 1 or rs < 0)

Invariant 1: data-only objects which are not readable and not writable are implicitly executable
Invariant 2: Objects with $\lambda = 0$ in their base-header have λ moved to the address following β

REGISTER FILE & PIPELINE

Architectural Registers (x0-x31, alc-params):



Tags:

r read access, w write access, u 0 when $\beta = \lambda$ else 1, d data only

Microarchitectural Registers:



User Mode Instructions (Single Cycle)

Instruction	rd	rs1	rs2	cr	imm	Decision
lui	rd	---	---	-	imm	
auipc	rd	---	---	-	imm	
jal	rd	---	sp	•	imm	
bcc	---	rs1	rs2	-	imm	
arithi	rd	rs1	---	-	imm	
arith	rd	rs1	rs2	-	---	
alc	rd	rs1	ap	-	---	
alci	rd	---	ap	-	imm	
alc.d	rd	rs1	ap	-	---	
alci.d	rd	---	ap	-	imm	
qsz	rd	rs1	---	-	---	
clr	rs1	rs1	---	-	imm	<i>if imm fits in one cache line</i>

User Mode Instructions (Multi Cycle)

Instruction	rd	rs1	rs2	cr	imm	Decision
jalr	rd	rs1	---	-	imm	
A jalr	rd	rs1	sp	•	imm	<i>always</i>
A lgt	got	rs1	---	-	---	<i>always (instead of nop)</i>
lb/bu/h/hu/w	rd	rs1	---	-	imm	
A lb/bu/h/hu/w	rd	rs1	got	•	imm	
a lb/bu/h/hu/w	rd	rd	got	•	imm	<i>if A loaded an immediate pointer</i>
sb/h/w	---	rs1	rs2	-	imm	
A alci.d	rs1	rs2	ap	•	4	<i>if rs2 is data and does not fit in word</i>
B alci	rs1	rs2	ap	•	8	<i>if rs2 is pointer with index ≠ 0</i>
A/B sb/h/w	rs1	rs1	rs2	•	imm	<i>always</i>
clr	rs1	rs1	---	•	imm	<i>if imm spans multiple cache lines</i>

Supervisor Mode Instructions:

Instruction	rd	rs1	rs2	cr	imm	Notes
sb/h/w.r	---	rs1	rs2	-	imm	<i>"store raw", allows stores at any point in memory. Uses rs1 as base-ptr</i>
lb/bu/h/hu/w.r	rd	rs1	---	-	---	<i>"load raw", same as store raw</i>
dtp	rd	rs1	---	-	---	<i>"data to pointer", creates a pointer from data</i>
ptd	rd	rs1	---	-	---	<i>"pointer to data", extracts base address of pointer as data</i>
itd	rd	rs1	---	-	---	<i>"index to data", extracts index of pointer as data</i>