

Change Log

- | | | |
|------|------------|---|
| 8.68 | 2024-02-07 | <ul style="list-style-type: none"> – <i>rix/rcd</i> abstraction: no more <i>aperr</i> if frame attributes are too small – added panic case: <i>alc/alcg/alct/dalc frame</i> if <i>frame</i> = null or <i>frame</i> does not refer to a frame – system registers now consistently prefixed with <i>x</i> (<i>ctsr xx = dz</i>, <i>cfsr dx = xz</i>) |
| | 2024-02-02 | <ul style="list-style-type: none"> – <i>flshic</i> renamed to <i>clric</i>, <i>flshbc</i> renamed to <i>clrbc</i> – added <i>clric</i>, <i>clrbc</i>, <i>flshdc</i>, <i>flshac</i> without arguments to invalidate/flush entire cache – <i>clr</i> and <i>flsh</i> instructions with cache line argument still available, but deprecated – <i>ccc</i> renamed to <i>clrcc</i> – <i>reg0/alu08</i> and <i>reg0/lisu09</i> renamed to <i>reg0/sys08</i> and <i>reg0/sys09</i>, re-encoded |
| | 2023-12-05 | <ul style="list-style-type: none"> – the return of <i>alcb</i>: <i>cbp</i> re-replaced by <i>alcb</i> (no more need for single line flush or force load) |
| 8.67 | 2023-04-18 | <ul style="list-style-type: none"> – clarified description of <i>qdtw</i>, <i>qtdw</i>, <i>qtdt</i> |
| | 2023-03-23 | <ul style="list-style-type: none"> – added "trace mode state"-bit in <i>x_status</i> – name of all system registers now consistently start with <i>x...</i> (instead of <i>s...</i>) |
| | 2023-03-17 | <ul style="list-style-type: none"> – added <i>x_break_count</i> register (gc coprocessor interface temporarily removed) |
| 8.66 | 2023-02-06 | <ul style="list-style-type: none"> – trace mode and breakpoints added – system registers reorganized – <i>pcce</i> now accepts <i>null</i> |
| 8.65 | 2023-01-27 | <ul style="list-style-type: none"> – syntax of <i>rindex/rcode</i> abstraction instructions changed to <i>rst rix</i>, <i>sv rix</i>, <i>rst rcd</i>, <i>sv rcd</i> – <i>rindex</i> renamed to <i>rix</i>, <i>rcode</i> renamed to <i>rcd</i> – new register aliases that mirror the calling convention |
| | 2022-12-28 | <ul style="list-style-type: none"> – added <i>rstrix</i>, <i>svrix</i>, <i>rstcd</i>, <i>svrcd</i> to save/restore <i>rix/rcd</i> to/from frame – hidden fields for <i>rix</i> and <i>rcd</i> if <i>ri/rc</i> are set, do not contribute to π/δ (!) – $\pi_{\text{eff}} = \pi + rc$, $\delta_{\text{eff}} = \delta + 4ri$ |
| | 2022-12-27 | <ul style="list-style-type: none"> – first draft for 64 Bit extension, div extension (many instructions re-encoded) – first draft for compressed instructions – <i>muliu</i>, <i>mulis</i> removed (not yet) |
| 8.64 | 2022-12-20 | <ul style="list-style-type: none"> – new stack alias instructions |
| | 2022-12-xx | <ul style="list-style-type: none"> – <i>alcb</i> replaced by <i>cbp</i> |
| | 2022-11-11 | <ul style="list-style-type: none"> – new: "pointer move" instructions <i>lcp</i> (load and clear pointer) and <i>scp</i> (store and clear pointer) – removed instructions <i>lssp</i> and <i>lssb</i> (<i>lssp</i> replaced by <i>lcp</i>, atomic instructions postponed ("todo")) |
| | 2022-11-02 | <ul style="list-style-type: none"> – <i>super code object</i> renamed to <i>core object</i> (pointer register alias <i>core</i> for <i>p31</i>) – <i>super object</i> renamed to <i>root object</i> (pointer register alias <i>root</i> for <i>p31</i>). |
| | 2022-09-19 | <ul style="list-style-type: none"> – new: pointer to super code object now encoded as $\text{FFFFFFF8} = -8$ (instead of 0) – therefore: super code object can now call routines in other code objects – therefore: super code object can now be called by <i>jlib</i> (to eventually replace <i>trap</i>) – attributes of super code object held in system registers <i>s_super_code_xi</i>, <i>s_super_code_cxi</i> – attributes of super code object never stored in memory or loaded from memory – <i>jlib super,ix</i> used to call routines in the super code object, <i>super</i> encoded as <i>p31 = rcode</i> – $0 < ix < s_super_code_xi$ (<i>ix</i> = 0 illegal, reserved for reset) – word at physical address 0 contains branch instruction to reset/initialization routine – <i>jlib super,dy</i> illegal |
| | 2022-08-18 | <ul style="list-style-type: none"> – removed <i>super</i> from the pointer register file, pointer/attributes of <i>super</i> now in system registers – super object accessed by dereferencing <i>p31 = rcode</i> (privileged) – super object managed manually, not allocated by <i>alc</i>, not moved by gc (only scanned) – pointer to super object exclusively stored in <i>s_super = s15</i> – attributes of super object exclusively stored in <i>s_super_pi/s_super_delta = s16/s17</i> – pointer to super object will never appear in a pointer register, will never be stored in objects – pointer to super object will never be loaded from memory, attributes in memory are don't care |
| 8.63 | 2022-01-17 | <ul style="list-style-type: none"> – instructions completely re-encoded, format now determined by leading bits (big endian!) – merged <i>slt</i> and <i>mult</i> groups – <i>nop</i> instruction <i>add d0,d0,d0</i> now encoded as 00000000 – wider displacements for <i>bra</i>, <i>bsr</i> – wider pi and delta fields for <i>alc</i> instructions – scale factor re-added – <i>trap</i> immediate now 10 bits – removed instructions: <i>abs</i>, <i>ror</i>, <i>rol</i>, <i>lssh</i>, <i>lssw</i>, <i>lssp</i>, <i>unchk</i> (!) – added instructions: <i>exthu</i> |
| 8.62 | 2020-02-07 | <ul style="list-style-type: none"> – scale factor removed |


- 8.61 2020-01-24 – changed instruction encoding, omitted some instructions (RISC-V inspired)
- 8.60 2020-01-21 – extended conditional branches to include compare (RISC-V inspired)

Discussion, Todos

- one word compressed frame attributes?
- root object only accessible from core?
- atomic instructions

1 Memory model

1.1 User view



The architecture's memory model is object-based: While traditional architectures use addresses to access memory, Objective-RISC identifies a memory location by providing a pointer to an object and an index into that object.

In Objective-RISC, all resources used by programs are represented as objects: Objects are used for instances of structs or records in traditional programming languages as well as for objects in object-oriented languages. Objects are used for arrays, lists and maps. Special stack frame objects are piled on top of each other to form the program stack. Code objects contain the program code, and IO objects provide access to peripherals.

Ordinary objects for program data are created by an allocate instruction that creates an object in the heap area, initializes the created object (with null pointers and zeroes), and writes a pointer to the object to a pointer register. There is no instruction for the deletion of objects. The architecture relies on garbage collection to reclaim memory used by objects that are no longer used. The architecture ensures the integrity of objects and pointers and restricts the set of operations on pointers: Pointers can be stored in objects, loaded from objects, copied in between pointer registers, they can be compared to see whether they refer to the same object, and they can be dereferenced to access the object they refer to. It is not possible to forge pointers, overwrite pointers by non-pointer data or to perform arithmetic operations on pointers.

The program stack consists of special frame objects that are created by a special frame allocate instruction in a memory area designated as the stack area. The top frame object is referred to by a special pointer register called *frame*. The architecture ensures that a subroutine exclusively accesses its own frame object, i.e. the frame object created after entering that subroutine. As a consequence, stack frames cannot be used for parameter passing. A subroutine manually deallocates its frame object before returning to its caller. For this purpose, the architecture provides a deallocate instruction that can exclusively be used on the top frame object. To prevent dangling references, the architecture protects *frame* and ensures that the frame pointer it is never read or copied. There is only one pointer that refers to a frame object, and that pointer is held by *frame*. Pointers to frame objects are never stored in objects, and pointers to frame objects beneath the top frame do not exist.

Program code is organized in code objects. Code objects are used for application programs and for libraries (or frameworks) and typically contain many subroutines. They exclusively contain program code, they do not contain embedded data and, in particular, they do not contain pointers. It is not possible to access code objects by load or store instructions. Code objects are managed by the operating system in a memory area referred to as the code area.

The *code* register holds a pointer to the current code object, and the *code index* register refers to the instruction within the current code object that is to be executed next. In a manner of speaking, the pair of the *code* (pointer) register and the *code index* (data) register corresponds to the program counter register (PC) found in traditional architectures. The *code* and *code index registers* are not part of the standard pointer and data register files (as the PC register is not part of the standard register file in most traditional architectures).

A standard subroutine call, also referred to as an intra code object call, may jump to any index within the current code object. The call instruction saves the code index of the instruction immediately following the call instruction to the *rix* register (return index). A return instruction then uses the value in *rix* to leave the subroutine and to return to the caller.

A code object may call code in other code objects, referred to as library code objects. For this purpose, the application program needs a pointer to the corresponding library. It is not possible to call a subroutine in a library without a pointer to that library. To call a subroutine in a code object other than the current code object, the architecture provides a library call instruction (more precisely: a library entry call instruction), also referred to as an inter code object call. Library entry calls must not only save the code index to *rix* (like an intra code object call), but also the pointer to the current code object. The *rcd* register (return code) is provided for that purpose. A library return instruction (more precisely: a library exit instruction) then uses the values in *rcd* and *rix* to return to the caller.


1.2 Supervisor view

1.2.1 The core object

The *core object* is a code object that contains the bootstrap code and exception handlers for faults, interrupts and traps. In contrast to ordinary code objects, its attributes are not stored in memory, but are held in system registers. This way, the processor does not need to access memory (or the attribute cache) when it switches to the *core object* to initiate exception handling.

The *core object* is located at the beginning of the physical address space, but it does not start at memory address 0. If it did, pointers to the *core object* could not be distinguished from the *null* pointer and it would not be possible for the *core object* to call code in other code objects because the return code object pointer would be *null*. Similarly, it would not be possible to call the *core object* from other code objects since the target code object pointer would be *null*. Therefore, the *core object* starts at address $-8 = \$FFFFFFF8$.

Like any other code object, the *core object* has a public area whose size is described by its ξ attribute. In contrast to other code objects, however, index 0 may not be called as it is reserved for a branch instruction to the bootstrap code. Also in contrast to other code objects, a caller does not require a pointer to the *core object* to call a routine in the *core object*.



1.2.2 The root object

The *root object* is used by the *core object* (and other privileged code objects). It can only be accessed in supervisor mode. In a manner of speaking, the *root object* acts as the context object for the *core object*.

The *root object* is manually allocated by supervisor code apart from the heap area, it is not created by an *allocate* instruction. The supervisor determines the location and size of the *root object* by configuring the corresponding system registers x_root , x_root_pi and x_root_delta . Supervisor code accesses the *root object* by dereferencing $p31$. However, it is not possible to read the pointer to the *root object* by reading $p31$, and it is not possible to overwrite the pointer to the *root object* by writing to $p31$. The starting address of the *root object* is exclusively held in x_root . Apart from that, there are no pointers to the *root object*, i.e. pointers to the *root object* may never appear in a pointer register or in memory.


The root set for a garbage collector consists of the *root object* and the pointer register file. The garbage collector will scan the *root object* for pointers and will update them accordingly, but it will never move the *root object*.

1.2.3 The stack bumper object

Objective-RISC supports multiple stacks, but only one stack can be active at any given time. The top frame object of the active stack is always referred to by pointer register $p30 = frame$.

If an active stack is empty, *frame* will point to the stack's *stack bumper object*. A *stack bumper object* has the size to accommodate a single pointer, and the value of that pointer is *null* if the corresponding stack is currently active. The *stack bumper* of an inactive stack always contains a pointer to the top frame object.


Stack bumper objects are created by a privileged *allocate bumper* instruction that takes the physical memory address of the *stack bumper object* to be created and returns a pointer to that *stack bumper object* in *frame*.



1.2.4 Stack management


1.3 Objects and Pointers

1.3.1 Object kinds



Unsealed objects and frame objects can be uninitialized (more precisely: incompletely initialized) if their initialization is suspended by an interrupt. Pointers to uninitialized objects are exclusively managed by the supervisor and may never become visible in user mode.

1.3.2 Pointer kinds




Only for ordinary objects (sealed or unsealed)

2 Register model

2.1 Register model in user mode



2.2 Register model in supervisor mode



System register details

	x_status	x_options
0	interrupt enable	local branch target cache enable
1	trace mode enable	local return stack enable
2	trace mode state	global branch target cache enable
3		global return stack enable
4		conditional branch prediction enable
5		
6		
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		

2.3 Register aliases and calling convention

Pointer registers		Data registers	
p0	null	d0	zero
p1	h5	d1	t5
p2	h6	d2	t6
p3	b3	d3	a3
p4	b4	d4	a4
p5	b5	d5	a5
p6	b6	d6	a6
p7	b7	d7	a7
p8	q0	d8	s0
p9	q1	d9	s1
p10	b0	d10	a0
p11	b1	d11	a1
p12	b2	d12	a2
p13	h0	d13	t0
p14	h1	d14	t1
p15	h2	d15	t2
p16	h3	d16	t3
p17	h4	d17	t4
p18	q2	d18	s2
p19	q3	d19	s3
p20	q4	d20	s4
p21	q5	d21	s5
p22	q6	d22	s6
p23	q7	d23	s7
p24	q8	d24	s8
p25	q9	d25	s9
p26	q10	d26	s10
p27	q11	d27	s11
p28	cnst	d28	s12
p29	ctxt	d29	s13
p30	frame	d30	s14
p31	rcd/core	d31	rix

PC	code	code index
----	------	------------

8 argument registers a0 – a7; b0 – b7

7 temporary registers t0 – t6; h0 – h6

16 saved registers s0 – s14, rix; q0 – q11, cnst, ctxt, frame, rcd

2.4 Pointer register *p31*

Objective-RISC uses *p31* for three different physical registers that refer to three different objects: The *return code object*, the *core object* and the *root object*. Correspondingly, there are three symbolic aliases for register *p31*, namely *rcd*, *core* and *root*. The physical register *p31* along with its attributes is used for *rcd*. The pointer to the *core object* is a constant, the *core object*'s attributes are held in the system registers *x_core_xi* and *x_core_cxi*. The pointer to the *root object* and the attributes of the *root object* are held in the system registers *x_root*, *x_root_pi* and *x_root_delta*.

rcd	rcd	$\pi(\text{rcd})$	$\delta(\text{rcd})$
core	-8	<i>x_core_xi</i>	<i>x_core_cxi</i>
root	<i>x_root</i>	<i>x_root_pi</i>	<i>x_root_delta</i>

It is always clear from the context which of the three physical registers is actually meant by *p31*. As a general rule, *rcd* is used whenever *p31* is read or written, *root* is used whenever *p31* is dereferenced, and *core* is used if *p31* is used as the target code object of a *jlib* instruction. The following table shows all instructions whose pointer operand (or operands) may be *p31*, and which of the three physical registers is used in each case (unprivileged instructions are printed in bold).

Instruction	<i>px = p31</i> refers to	<i>py = p31</i> refers to
cpp <i>py = px</i>	<i>rcd</i>	<i>rcd</i>
ccp <i>px = dy</i>	<i>rcd</i>	
cpfc rcd	<i>rcd</i>	
check rcd	<i>rcd</i>	
<i>lbu/s dy = px[ix12]</i> <i>lhu/s dy = px[ix12]</i> <i>lw dy = px[ix12]</i> <i>lp py = px[ix12]</i> <i>lcp py = px[ix12]</i>	<i>root</i>	<i>rcd</i> <i>rcd</i>
<i>sb px[ix12] = dy</i> <i>sh px[ix12] = dy</i> <i>sw px[ix12] = dy</i> <i>sp px[ix12] = py</i> <i>scp px[ix12] = py</i>	<i>root</i>	<i>rcd</i> <i>rcd</i>
<i>lbu/s dy = px[dz*s3+ud4]</i> <i>lhu/s dy = px[dz*s3+ud4]</i> <i>lw dy = px[dz*s3+ud4]</i> <i>lp py = px[dz*s3+ud4]</i> <i>lcp py = px[dz*s3+ud4]</i>	<i>root</i>	<i>rcd</i> <i>rcd</i>
<i>sb px[dz*s3+ud4] = dy</i> <i>sh px[dz*s3+ud4] = dy</i> <i>sw px[dz*s3+ud4] = dy</i> <i>sp px[dz*s3+ud4] = py</i> <i>scp px[dz*s3+ud4] = py</i>	<i>root</i>	<i>rcd</i> <i>rcd</i>
<i>qpi dy = px</i> <i>qpir dy = px</i> <i>qdtr dy = px</i> <i>qptr dy = px</i> <i>qdtb dy = px</i> <i>qdth dy = px</i> <i>qdtw dy = px</i> <i>qddt dy = px</i>	<i>root</i>	
jlib px, ix20	<i>core</i>	
rtlb	<i>rcd</i>	

3 Instruction set

3.1 Overview

3.1.1 Unprivileged instructions (user mode)

addi dx = dy,ui12 subi dx = dy,ui12	add dx = dy,dz sub dx = dy,dz	Add Subtract	Data processing instructions (ALU)
andi dx = dy,ui12 andni dx = dy,ui12 ori dx = dy,ui12 xori dx = dy,ui12	and dx = dy,dz andn dx = dy,dz or dx = dy,dz xor dx = dy,dz	And And not Or Xor	
sltiu dx = dy,ui12 sltis dx = dy,si12	sltu dx = dy,dz slts dx = dy,dz	Set if less than unsigned Set if less than signed	
muliu dx = dy,ui12 mulis dx = dy,si12	mul dx = dy,dz mulhu dx = dy,dz mulhs dx = dy,dz mulhsu dx = dy,dz	Multiply unsigned Multiply signed Multiply Multiply higher unsigned Multiply higher signed Multiply higher signed unsigned	
srli dx = dy,ui5 srai dx = dy,ui5 slli dx = dy,ui5	srl dx = dy,dz sra dx = dy,dz sll dx = dy,dz	Shift right logical Shift right arithmetic Shift left logical	
	exthu dx = dz extbs dx = dz exths dx = dz	Extend half word unsigned Extend byte signed Extend half word signed	
	not dx = dz	Not	
	clz dx = dz	Count leading zeros	
lui dx = ui20		Load upper immediate	
alc px = dy,δ15 alc px = π15,dz alc px = π9,δ11 alc frame = π9,δ11 alct frame = π9,δ11 alcg frame = π9,δ11	alc px = dy,dz	Allocate object Allocate object Allocate object Allocate stack frame Allocate terminal stack frame Allocate gate stack frame	Pointer generating instructions (PGU)
	dalc frame	Deallocate stack frame	
	cpp py = px	Copy pointer	
	gcp px	Get context pointer	
	cpfc rcd	Copy the code pointer to rcd	Load and store instructions (LSU)
lbu/s dy = px[ix12] lhu/s dy = px[ix12] lw dy = px[ix12] lp py = px[ix12] lcp py = px[ix12]	lbu/s dy = px[dz*s3+ud4] lhu/s dy = px[dz*s3+ud4] lw dy = px[dz*s3+ud4] lp py = px[dz*s3+ud4] lcp py = px[dz*s3+ud4]	Load byte unsiged/signed Load half word unsigned/signed Load word Load pointer Load and clear pointer	
sb px[ix12] = dy sh px[ix12] = dy sw px[ix12] = dy sp px[ix12] = py scp px[ix12] = py	sb px[dz*s3+ud4] = dy sh px[dz*s3+ud4] = dy sw px[dz*s3+ud4] = dy sp px[dz*s3+ud4] = py scp px[dz*s3+ud4] = py	Store byte Store half word Store word Store pointer Store and clear pointer	
rst rix rst rcd		Restore return index Restore return code pointer	
sv rix sv rcd		Save return index Save return code pointer	
	qpi dy = px qdtb dy = px qdth dy = px qdtw dy = px qstd dy = px	Query π attribute Query δ attribute in number of bytes Query δ attribute in number of half words Query δ attribute in number of words Query δ attribute in number of double words	
	nchk px	Null check	
beqp px,py,sd12 bnep px,py,sd12 beq dy,dz,sd12 bne dy,dz,sd12 bgeu dy,dz,sd12 bges dy,dz,sd12 bltu dy,dz,sd12 blts dy,dz,sd12		Branch if pointers are equal Branch if pointers are not equal Branch if equal Branch if not equal Branch if greater or equal unsigned Branch if greater or equal signed Branch if less than unsigned Branch if less than signed	Branch instructions (BPU)
bra sd25	jmp dy	Branch/jump unconditionally	
bsr sd25	jsr dy rts	Branch/jump to subroutine Return from subroutine	
jlib px,ix20	jlib px,dy rtlb	Jump to library entry routine Return from library entry routine	
	check rcd	Check rcd	
trap ui10		System call	

3.1.2 Privileged instructions (supervisor mode)

	ctsr xx = dz cfsr dx = xz	Copy to system register Copy from system register	ALU
	crop py = px cidp py = px rpr py = px	Create read only pointer Create id only pointer Restore pointer rights	
	seal px unsl px	Seal object Unseal object	PGU
	alcb frame = dy	Allocate stack bumper	
	ciop px = dy, dz ccp px = dy	Create io pointer Create code pointer	
	flshic dz flshdc dz flshac dz flshbc dz	Flush instruction cache line Flush data cache line Flush attribute cache line Flush branch target cache line	LSU
	pcce dz, px rcce dz ccc	Put context cache entry Remove context cache entry Clear context cache	
	qpir dy = px qdtr dy = px qprr dy = px	Query raw π attribute Query raw δ attribute Query raw pointer	ATU
	sync rte	Sync Return from exception	BPU

3.1.3 Privileged versions of otherwise unprivileged instructions (see opcode map notes 1 – 6)

1	$y=r$	lw rix = px[ix12] lp rcd = px[ix12] lcp rcd = px[ix12] sw px[ix12] = rix sp px[ix12] = rcd scp px[ix12] = rcd	manage <i>rix</i> , <i>rcd</i>
2	$y=r$	lw rix = px[dz*s3+ud4] lp rcd = px[dz*s3+ud4] lcp rcd = px[dz*s3+ud4] sw px[dz*s3+ud4] = rix sp px[dz*s3+ud4] = rcd scp px[dz*s3+ud4] = rcd	manage <i>rix</i> , <i>rcd</i>
3	$y=f$	lp frame = px[0] lcp frame = px[0] sp px[0] = frame scp px[0] = frame	load or store <i>frame</i> from or to a stack bumper, illegal if not ($x \neq f$ and $ix12 = 0$)
4	$x=0$	lbu/s dy = null[ix12] lhu/s dy = null[ix12] lw dy = null[ix12] sb null[ix12] = dy sh null[ix12] = dy sw null[ix12] = dy lbu/s dy = null[dz*s3+ud4] lhu/s dy = null[dz*s3+ud4] lw dy = null[dz*s3+ud4] sb null[dz*s3+ud4] = dy sh null[dz*s3+ud4] = dy sw null[dz*s3+ud4] = dy	$px = null$ access to physical memory (linear address space of bytes) no attributes skipped in address calculation index expression not implicitly scaled unaligned memory access raises <i>svrr</i> fault
5	$x=r$	lbu/s dy = root[ix12] lhu/s dy = root[ix12] lw dy = root[ix12] lp py = root[ix12] lcp py = root[ix12] sb root[ix12] = dy sh root[ix12] = dy sw root[ix12] = dy sp root[ix12] = py scp root[ix12] = py lbu/s dy = root[dz*s3+ud4] lhu/s dy = root[dz*s3+ud4] lw dy = root[dz*s3+ud4] lp py = root[dz*s3+ud4] lcp py = root[dz*s3+ud4] sb root[dz*s3+ud4] = dy sh root[dz*s3+ud4] = dy sw root[dz*s3+ud4] = dy sp root[dz*s3+ud4] = py scp root[dz*s3+ud4] = py	$px = root(p31)$ access to root object
6	$x=r$ $y=r$	cpp py = rcd cpp rcd = px	manage <i>rcd</i>

3.1.4 Pseudo instructions and aliases

Pseudo instruction/alias	Implemented as
nop	add d0 = d0,d0
cp dx = dy	add dx = dy,d0
li dx = ui12	add dx = d0,ui12
lni dx = ui12	sub dx = d0,ui12
clr dx	add dx = d0,d0
inc dx	addi dx = dx,1
dec dx	subi dx = dx,1
extbu dx = dy	andi dx = dy,255
neg dx = dy	sub dx = d0,dy
qdt dy = px	qdtb dy = px
stack	
push ui9,ui9	alc frame := ui9,ui11
pushg ui9,ui9	alcg frame := ui9,ui11
pusht ui9,ui9	alct frame := ui9,ui11
pop	dalc frame
sv dx,ui12	sw frame[ui12] := dx
sv px,ui12	sp frame[ui12] := px
rst dx,ui12	lw dx := frame[ui12]
rst px,ui12	lp px := frame[ui12]
swapped operand versions	
mulhs dx = dy,dz	mulhsu dx = dz,dy
bgts dy,dz,sd12	blts dz,dy,sd12
bles dy,dz,sd12	bges dz,dy,sd12
bgtu dy,dz,sd12	bltu dz,dy,sd12
bleu dy,dz,sd12	bgeu dz,dy,sd12
two-address versions	
addi dx = ui12	addi dx = dx,ui12
subi dx = ui12	subi dx = dx,ui12
andi dx = ui12	andi dx = dx,ui12
andni dx = ui12	andni dx = dx,ui12
ori dx = ui12	ori dx = dx,ui12
xori dx = ui12	xori dx = dx,ui12
muliu dx = ui12	muliu dx = dx,ui12
mulis dx = si12	mulis dx = dx,si12
srl dx = ui5	srl dx = dx,ui5
srai dx = ui5	srai dx = dx,ui5
slli dx = ui5	slli dx = dx,ui5
add dx = dz	add dx = dx,dz
sub dx = dz	sub dx = dx,dz
and dx = dz	and dx = dx,dz
andn dx = dz	andn dx = dx,dz
or dx = dz	or dx = dx,dz
xor dx = dz	xor dx = dx,dz
mul dx = dz	mul dx = dx,dz
srl dx = dz	srl dx = dx,dz
sra dx = dz	sra dx = dx,dz
sll dx = dz	sll dx = dx,dz
unary versions	
seq dx = dy	sltiu dx = dy,1
sne dx = dy	sltu dx = d0,dy
slt dx = dy	slts dx = dy,d0
sgt dx = dy	slts dx = d0,dy
beqp px,sd12	beqp px,p0,sd12
bnep px,sd12	bnep px,p0,sd12
beq dx,sd12	beq dx,d0,sd12
bne dx,sd12	bne dx,d0,sd12
ble dx,sd12	bges d0,dx,sd12
bge dx,sd12	bges dx,d0,sd12
blt dx,sd12	blts dx,d0,sd12
bgt dx,sd12	blts d0,dx,sd12

optional p-suffix: **cpp**, **beqp**, **bnep**

optional i-suffix: **addi**, **subi**, **andi**, **andni**, **ori**, **xori**, **srl**, **srai**, **slli**, **sltiu**, **sltis**, **muliu**, **mulis**

optional s-suffix: **extbs**, **extbs**, **slts**, **sltis**, **mulis**, **mulhs**, **lbs**, **lhs**, **bges**, **blts**, (**bgts**, **bles**)

3.2 Instruction set details

3.2.1 Data processing instructions (ALU)

Instruction	addi dx = dy, ui12	Add immediate	$dx = dy + ui12$
	add dx = dy, dz	Add	$dx = dy + dz$
	subi dx = dy, ui12	Subtract immediate	$dx = dy - ui12$
	sub dx = dy, dz	Subtract	$dx = dy - dz$
Description	Add the zero-extended immediate <i>ui12</i> to the value in <i>dy</i> and store the result in <i>dx</i> . Add <i>dz</i> to the value in <i>dy</i> and store the result in <i>dx</i> . Subtract the zero-extended immediate <i>ui12</i> from the value in <i>dy</i> and store the result in <i>dx</i> . Subtract <i>dz</i> from the value in <i>dy</i> and store the result in <i>dx</i> .		
Remarks	Carry and overflow are ignored.		

Instruction	andi dx = dy, ui12	Bitwise logical AND immediate	$dx = dy \& ui12$
	and dx = dy, dz	Bitwise logical AND	$dx = dy \& dz$
	andni dx = dy, ui12	Bitwise logical AND NOT immediate	$dx = dy \& !ui12$
	andn dx = dy, dz	Bitwise logical AND NOT	$dx = dy \& !dz$
	ori dx = dy, ui12	Bitwise logical OR immediate	$dx = dy ui12$
	or dx = dy, dz	Bitwise logical OR	$dx = dy dz$
	xori dx = dy, ui12	Bitwise logical EXCLUSIVE OR immediate	$dx = dy \wedge ui12$
	xor dx = dy, dz	Bitwise logical EXCLUSIVE OR	$dx = dy \wedge dz$
Description	Perform the respective bitwise logical operation with the zero-extended immediate <i>ui12</i> and <i>dy</i> and store the result in <i>dx</i> . Perform the respective bitwise logical operation with <i>dy</i> and <i>dz</i> and store the result in <i>dx</i> .		

Instruction	sltiu dx = dy, ui12	Set it less than immediate unsigned	$dx = 1$ if $dy < ui12$ (unsigned), $dx = 0$ otherwise
	sltu dx = dy, dz	Set it less than unsigned	$dx = 1$ if $dy < dz$ (unsigned), $dx = 0$ otherwise
	sltis dx = dy, si12	Set it less than immediate signed	$dx = 1$ if $dy < si12$ (signed), $dx = 0$ otherwise
	slts dx = dy, dz	Set it less than signed	$dx = 1$ if $dy < dz$ (signed), $dx = 0$ otherwise
Description	Perform an unsigned compare and write 1 to <i>dx</i> if <i>dy</i> is less than the zero-extended immediate <i>ui12</i> , 0 otherwise. Perform an unsigned compare and write 1 to <i>dx</i> if <i>dy</i> is less than <i>dz</i> , 0 otherwise. Perform a signed compare and write 1 to <i>dx</i> if <i>dy</i> is less than the sign-extended immediate <i>si12</i> , 0 otherwise. Perform a signed compare and write 1 to <i>dx</i> if <i>dy</i> is less than <i>dz</i> , 0 otherwise.		

Instruction	muliu dx = dy, ui12	Multiply immediate unsigned	$dx = (dy * ui12)_{31..0}$
	mulis dx = dy, si12	Multiply immediate signed	$dx = (dy * si12)_{31..0}$
	mul dx = dy, dz	Multiply	$dx = (dy * dz)_{31..0}$
	mulhu dx = dy, dz	Multiply higher unsigned	$dx = (dy_{\text{unsigned}} * dz_{\text{unsigned}})_{63..32}$
	mulhs dx = dy, dz	Multiply higher signed	$dx = (dy_{\text{signed}} * dz_{\text{signed}})_{63..32}$
	mulhsu dx = dy, dz	Multiply higher signed unsigned	$dx = (dy_{\text{signed}} * dz_{\text{unsigned}})_{63..32}$
Description	Multiply <i>dy</i> with the zero-extended immediate <i>ui12</i> and write the lower half of the product to <i>dx</i> . Multiply <i>dy</i> with the sign-extended immediate <i>si12</i> and write the lower half of the product to <i>dx</i> . Multiply <i>dy</i> with <i>dz</i> and write the lower half of the product to <i>dx</i> . Multiply unsigned <i>dy</i> with unsigned <i>dz</i> and write the higher half of the product to <i>dx</i> . Multiply signed <i>dy</i> with signed <i>dz</i> and write the higher half of the product to <i>dx</i> . Multiply signed <i>dy</i> with unsigned <i>dz</i> and write the higher half of the product to <i>dx</i> .		

Instruction	srl dx = dy, ui5	Shift right logical immediate	$dx = dy \gg ui5$ (unsigned)
	srl dx = dy, dz	Shift right logical	$dx = dy \gg (dz \& 0x1F)$ (unsigned)
	srai dx = dy, ui5	Shift right arithmetic immediate	$dx = dy \gg ui5$ (signed)
	sra dx = dy, dz	Shift right arithmetic	$dx = dy \gg (dz \& 0x1F)$ (signed)
	slli dx = dy, ui5	Shift left logical immediate	$dx = dy \ll ui5$
	sll dx = dy, dz	Shift left logical	$dx = dy \ll (dz \& 0x1F)$
Description	Shift <i>dy</i> right by <i>ui5</i> positions, shift zeros into the upper bits, and write the result to <i>dx</i> . Shift <i>dy</i> right by $(dz \& 0x1F)$ positions, shift zeros into the upper bits, and write the result to <i>dx</i> . Shift <i>dy</i> right by <i>ui5</i> positions, shift the original sign bit into the upper bits, and write the result to <i>dx</i> . Shift <i>dy</i> right by $(dz \& 0x1F)$ positions, shift the original sign bit into the upper bits, and write the result to <i>dx</i> . Shift <i>dy</i> left by <i>ui5</i> positions, shift zeros into the lower bits, and write the result to <i>dx</i> . Shift <i>dy</i> left by $(dz \& 0x1F)$ positions, shift zeros into the lower bits, and write the result to <i>dx</i> .		
Remarks	Carry and overflow are ignored.		

Instruction	exthu dx = dz	Extend half word unsigned	$dx = dz \& 0xFFFF$
	extbs dx = dz	Extend byte signed	$dx = dz \& 0xFF$ if bit 7 of <i>dy</i> = 0, $dx = dz 0xFFFFF00$ otherwise
	exths dx = dz	Extend half word signed	$dx = dz \& 0xFFFF$ if bit 15 of <i>dy</i> = 0, $dx = dz 0xFFFF0000$ otherwise
Description	Copy the lower half of <i>dz</i> (bits 15..0) to the lower half of <i>dx</i> , fill the higher half of <i>dx</i> with zeros. Copy the lowest byte in <i>dz</i> (bits 7..0) to the lowest byte of <i>dx</i> , fill the rest of <i>dx</i> with the sign of the lowest byte in <i>dz</i> (bit 7). Copy the lower half of <i>dz</i> (bits 15..0) to the lower half of <i>dx</i> , fill the higher half of <i>dx</i> with the sign of the lower half word in <i>dz</i> (bit 15).		
Remarks	The instruction <i>extbu</i> <i>dx = dz</i> is provided as a pseudo instruction and implemented as <i>andi</i> <i>dx = dz, 0xFF</i> .		

Instruction	not dx = dz	Not	$dx = !dz$
Description	Perform a bitwise logical <i>not</i> operation with <i>dz</i> and store the result in <i>dx</i> .		

Instruction	lui <i>dx</i> = <i>ui20</i> Load upper immediate <i>dx</i> = <i>ui20</i> << 12
Description	Shift <i>ui20</i> left by 12 positions and write the result to <i>dx</i> (lower 12 bits of <i>dx</i> are all zero).

3.2.2 Pointer instructions (PGU)

Instruction	alc px = dy, $\delta 15$ Allocate object with $\pi = dy$, $\delta = \delta 15$ alc px = $\pi 15$, dz Allocate object with $\pi = \pi 15$, $\delta = dz$ alc px = $\pi 9$, $\delta 11$ Allocate object with $\pi = \pi 9$, $\delta = \delta 11$ alc px = dy, dz Allocate object with $\pi = dy$, $\delta = dz$
Description	Allocate an ordinary object with π pointers and δ data bytes and return a pointer to the allocated object in px . The parameters for π and δ are unsigned, immediate values for π and δ are zero-extended.
Faults	<i>aperr</i> if $\pi \geq 2^{29}$ or $\delta \geq 2^{31}$ <i>hpovf</i> if the allocated object would exceed alc_lim .

Instruction	alc frame = $\pi 9$, $\delta 11$ Allocate stack frame object with $\pi = \pi 9$, $\delta = \delta 11$
Description	Allocate an ordinary stack frame object with π pointers and δ data bytes and return a pointer to the allocated object in $frame$. The immediate parameters for π and δ are unsigned and zero-extended.
Precondition	any quarantine state (<i>QC</i> , <i>QL</i> or <i>QU</i>)
Postcondition	regular state <i>RC</i> or <i>RU</i> the allocated stack frame is tagged as a library entry stack frame if the instruction is executed in state <i>QL</i>
Faults	<i>panic</i> if $frame = \text{null}$ or if $frame$ does not hold a frame pointer <i>sterr</i> if executed in a regular state <i>aperr</i> if $\delta < 4$ <i>stovf</i> if the allocated stack frame object would exceed $frame_lim$.
Remarks	The frame contains a hidden field to save and restore rix .

Instruction	alct frame = $\pi 9$, $\delta 11$ Allocate terminal stack frame with $\pi = \pi 9$, $\delta = \delta 11$
Description	Allocate a terminal stack frame object with π pointers and δ data bytes and return a pointer to the allocated object in $frame$. The immediate parameters for π and δ are unsigned and zero-extended.
Precondition	any quarantine state (<i>QC</i> , <i>QL</i> or <i>QU</i>)
Postcondition	regular state <i>RC</i> or <i>RU</i> the allocated stack frame is tagged as a library entry stack frame if the instruction is executed in state <i>QL</i>
Faults	<i>panic</i> if $frame = \text{null}$ or if $frame$ does not hold a frame pointer <i>sterr</i> if executed in a regular state <i>stovf</i> if the allocated stack frame object would exceed $frame_lim$.
Remarks	The frame does not contain hidden fields to save and restore rix and rcd .

Instruction	alcg frame = $\pi 9$, $\delta 11$ Allocate gate stack frame with $\pi = \pi 9$, $\delta = \delta 11$
Description	Allocate a gate stack frame object with π pointers and δ data bytes and return a pointer to the allocated object in $frame$. The immediate parameters for π and δ are unsigned and zero-extended.
Precondition	any quarantine state (<i>QC</i> , <i>QL</i> or <i>QU</i>)
Postcondition	regular state <i>RC</i> or <i>RU</i> the allocated stack frame is tagged as a library entry stack frame if the instruction is executed state <i>QL</i>
Faults	<i>panic</i> if $frame = \text{null}$ or if $frame$ does not hold a frame pointer <i>sterr</i> if executed in a regular state <i>aperr</i> if $\delta < 4$ or if $\pi < 1$ <i>stovf</i> if the allocated stack frame object would exceed $frame_lim$.
Remarks	The frame contains hidden fields to save and restore rix and rcd .

Instruction	dalc frame Deallocate stack frame
Description	Deallocate the current stack frame referred to by $frame$.
Precondition	regular state <i>RC</i> or <i>RU</i>
Postcondition	quarantine state <i>QC</i> (coming from state <i>RC</i>) quarantine state <i>QU</i> (coming from state <i>RU</i> , deallocating a non library entry stack frame) quarantine state <i>QL</i> (coming from state <i>RU</i> , deallocating a library entry stack frame)
Faults	<i>panic</i> if $frame = \text{null}$ or if $frame$ does not hold a frame pointer <i>sterr</i> if executed in a quarantine state
Remarks	Stack underflow (i.e. the deallocation of a stack bumper) is prevented by the stack protection system.

Instruction	cpp py = px Copy pointer
Description	Copy the pointer stored in px to py

Instruction	gcp px Get context pointer
Description	Get the pointer to the context object associated with the current code object
Faults	<i>ccmiss</i> if the requested pointer is not contained in the context cache
Remarks	Required to store the state of library code objects. It is the task of the operation to keep a map of library code objects and their corresponding context objects and to manage the context cache.

Instruction	cpfc rcd Copy from code pointer to rcd
Description	copy the pointer to the current code object to <i>rcd</i>
Remarks	Required in library objects before calling code in other library objects.

3.2.3 Load and store instructions (LSU)

Instruction	rst rix
Description	Load the return index from the current frame object.
Precodition	regular state <i>RC</i> or <i>RU</i>
Faults	<i>sterr</i> if in a quarantine state <i>fram0</i> if <i>px</i> refers to a terminal frame and <i>dy = rix</i> <i>fram0</i> if <i>px</i> refers to an ordinary or a gate frame and <i>dy ≠ rix</i> and index < 4 (load byte), index < 2 (load halfword), index < 1 (load word)

Instruction	sv rix
Description	Store the return index to the current frame object.
Precodition	regular state <i>RC</i> or <i>RU</i>
Faults	<i>sterr</i> if in a quarantine state <i>fram0</i> if <i>px</i> refers to a terminal frame and <i>dy = rix</i> <i>fram0</i> if <i>px</i> refers to an ordinary or a gate frame and <i>dy ≠ rix</i> and index < 4 (store byte), index < 2 (store halfword), index < 1 (store word)

Instruction	rst rcd
Description	Load the return code pointer from the current frame object.
Precodition	<i>todo</i>
Faults	<i>todo</i> <i>sterr</i> if <i>px = frame</i> and in a quarantine state <i>fram0</i> if <i>px</i> refers to a terminal frame and <i>dy = rix</i> <i>fram0</i> if <i>px</i> refers to an ordinary or a gate frame and <i>dy ≠ rix</i> and index < 4 (load byte), index < 2 (load halfword), index < 1 (load word)

Instruction	sv rcd
Description	Store the return code pointer to the current frame object.
Precodition	<i>todo</i>
Faults	<i>todo</i> <i>sterr</i> if <i>px = frame</i> and in a quarantine state <i>fram0</i> if <i>px</i> refers to a terminal frame and <i>dy = rix</i> <i>fram0</i> if <i>px</i> refers to an ordinary or a gate frame and <i>dy ≠ rix</i> and index < 4 (store byte), index < 2 (store halfword), index < 1 (store word)

Instruction	lbu dy = px[ix12] Load byte unsigned lbu dy = px[dz*s3+ud4] Load byte unsigned lbs dy = px[ix12] Load byte signed lbs dy = px[dz*s3+ud4] Load byte signed lhu dy = px[ix12] Load half word unsigned lhu dy = px[dz*s3+ud4] Load half word unsigned lhs dy = px[ix12] Load half word signed lhs dy = px[dz*s3+ud4] Load half word signed lw dy = px[ix12] Load word lw dy = px[dz*s3+ud4] Load word
Description	Load a byte, halfword or word from the object referred to by <i>px</i> . The index is either given as a zero-extended immediate <i>ix12</i> or as an expression <i>dz*s3+ud4</i> where the index is obtained by first multiplying the value in <i>dz</i> with a scale factor <i>s3</i> ∈ {1, ..., 8} and then adding an unsigned displacement <i>u4</i> ∈ {0, ..., 15} to the product. Halfword and word instructions implicitly scale the index. Depending on the instruction, the loaded byte or halfword is zero-extended or sign-extended.
Precodition	if <i>px = frame</i> , the processor must be in a regular state (<i>RC</i> or <i>RU</i>)
Faults	<i>privv</i> if the instruction is a privileged case <i>drfnu</i> if <i>px = null</i> <i>drfid</i> if <i>px</i> holds an id pointer <i>sterr</i> if <i>px = frame</i> and in a quarantine state <i>drfcd</i> if <i>px</i> refers to a code object <i>ixooob</i> if the result of the index expression exceeds the size of a word (i.e. if carries occur) <i>ixooob</i> if index ≥ δ (load byte), index*2+1 ≥ δ (load halfword), index*4+3 ≥ δ (load word) <i>fram0</i> if <i>px</i> refers to a terminal frame and <i>dy = rix</i> <i>fram0</i> if <i>px</i> refers to an ordinary or a gate frame and <i>dy ≠ rix</i> and index < 4 (load byte), index < 2 (load halfword), index < 1 (load word)

Instruction	sb $px[ix12] = dy$ Store byte sb $px[dz*s3+ud4] = dy$ Store byte sh $px[ix12] = dy$ Store half word sh $px[dz*s3+ud4] = dy$ Store half word sw $px[ix12] = dy$ Store word sw $px[dz*s3+ud4] = dy$ Store word
Description	Store a byte, halfword or word to the object referred to by px . The index is either given as a zero-extended immediate $ix12$ or as an expression $dz*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1, \dots, 8\}$ and then adding an unsigned displacement $u4 \in \{0, \dots, 15\}$ to the product. Halfword and word instructions implicitly scale the index.
Precondition	if $px = frame$, the processor must be in a regular state (RC or RU)
Faults	$privv$ if the instruction is a privileged case $drfnv$ if px contains the null value $wrptv$ if px holds a read only pointer $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfcd$ if px refers to a code object $sealv$ if px refers to a sealed object $ixooob$ if the result of the index expression exceeds the size of a word (i.e. if carries occur) $ixooob$ if index $\geq \delta$ (store byte), index $*2+1 \geq \delta$ (store halfword), index $*4+3 \geq \delta$ (store word) $fram0$ if px refers to a terminal frame and $dy = rix$ $fram0$ if px refers to an ordinary or a gate frame and $dy \neq rix$ and index < 4 (store byte), index < 2 (store halfword), index < 1 (store word)

Instruction	lp $py = px[ix12]$ Load pointer lp $py = px[dz*s3+ud4]$ Load pointer
Description	Load a pointer from the object referred to by px to py . The index is either given as a zero-extended immediate $ix12$ or as an expression $dz*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1, \dots, 8\}$ and then adding an unsigned displacement $u4 \in \{0, \dots, 15\}$ to the product.
Precondition	if $px = frame$, the processor must be in a regular state (RC or RU)
Faults	$privv$ if the instruction is a privileged case $drfnv$ if px contains the null value $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfcd$ if px refers to a code object $ixooob$ if the result of the index expression exceeds the size of a word (i.e. if carries occur) $ixooob$ if index $\geq \pi$ $fram0$ if px refers to a terminal or an ordinary frame and $py = rcd$ $fram0$ if px refers to a gate frame and $py \neq rcd$ and index = 0

Instruction	lcp $py = px[ix12]$ Load and clear pointer lcp $py = px[dz*s3+ud4]$ Load and clear pointer
Description	Load a pointer from the object referred to by px to py and then overwrite the pointer in the object with <i>null</i> . The index is either given as a zero-extended immediate $ix12$ or as an expression $dz*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1, \dots, 8\}$ and then adding an unsigned displacement $u4 \in \{0, \dots, 15\}$ to the product.
Precondition	if $px = frame$, the processor must be in a regular state (RC or RU)
Faults	$privv$ if the instruction is a privileged case $drfnv$ if px contains the null value $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfcd$ if px refers to a code object $ixooob$ if the result of the index expression exceeds the size of a word (i.e. if carries occur) $ixooob$ if index $\geq \pi$ $fram0$ if px refers to a terminal or an ordinary frame and $py = rcd$ $fram0$ if px refers to a gate frame and $py \neq rcd$ and index = 0

Instruction	sp $px[ix12] = py$ Store pointer sp $px[dz*s3+ud4] = py$ Store pointer
Description	Store a pointer in py to the object referred to by px . The index is either given as a zero-extended immediate $ix12$ or as an expression $dz*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1, \dots, 8\}$ and then adding an unsigned displacement $u4 \in \{0, \dots, 15\}$ to the product.
Precondition	if $px = frame$, the processor must be in a regular state (RC or RU)
Faults	$privv$ if the instruction is a privileged case $drfnv$ if px contains the null value $wrptv$ if px holds a read only pointer $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfcd$ if px refers to a code object $sealv$ if px refers to a sealed object $ixooob$ if the result of the index expression exceeds the size of a word (i.e. if carries occur) $ixooob$ if index $\geq \pi$ $fram0$ if px refers to a terminal or an ordinary frame and $py = rcd$ $fram0$ if px refers to a gate frame and $py \neq rcd$ and index = 0

Instruction	scp px[ix12] = py Store and clear pointer scp px[dz*s3+ud4] = py Store and clear pointer
Description	Store the pointer in <i>py</i> to the object referred to by <i>px</i> and then overwrite <i>py</i> with <i>null</i> . The index is either given as a zero-extended immediate <i>ix12</i> or as an expression <i>dz*s3+ud4</i> where the index is obtained by first multiplying the value in <i>dz</i> with a scale factor $s3 \in \{1, \dots, 8\}$ and then adding an unsigned displacement $u4 \in \{0, \dots, 15\}$ to the product.
Precondition	if <i>px</i> = <i>frame</i> , the processor must be in a regular state (<i>RC</i> or <i>RU</i>)
Faults	<i>privv</i> if the instruction is a privileged case <i>drfnv</i> if <i>px</i> contains the null value <i>wrptv</i> if <i>px</i> holds a read only pointer <i>drfid</i> if <i>px</i> holds an id pointer <i>sterr</i> if <i>px</i> = <i>frame</i> and in a quarantine state <i>drfcd</i> if <i>px</i> refers to a code object <i>sealv</i> if <i>px</i> refers to a sealed object <i>ixooob</i> if the result of the index expression exceeds the size of a word (i.e. if carries occur) <i>ixooob</i> if index $\geq \pi$ <i>fram0</i> if <i>px</i> refers to a terminal or an ordinary frame and <i>py</i> = <i>rcd</i> <i>fram0</i> if <i>px</i> refers to a gate frame and <i>py</i> \neq <i>rcd</i> and index = 0

3.2.4 Attribute instructions (ATU)

Instruction	qpi dy = px Query π attribute
Description	Query the π attribute of the object referred to by px and write the result to dy .
Precondition	if $px = \text{frame}$, the processor must be in a regular state (RC or RU)
Faults	<i>privv</i> if the instruction is a privileged case <i>drfnu</i> if px contains the null value <i>drfid</i> if px holds an id pointer <i>sterr</i> if $px = \text{frame}$ and in a quarantine state <i>drfcd</i> if px refers to a code object

Instruction	qdtb dy = px Query δ attribute in number of bytes qdth dy = px Query δ attribute in number of half words qdtw dy = px Query δ attribute in number of words qdt d dy = px Query δ attribute in number of double words
Description	Query the δ attribute of the object referred to by px , divide the value by 1 (<i>qdtb</i>), 2 (<i>qdth</i>), 4 (<i>qdtw</i>) or 8 (<i>qdt d</i>) and write the result to dy . The remainder of the division is discarded.
Precondition	if $px = \text{frame}$, the processor must be in a regular state (RC or RU)
Faults	<i>privv</i> if the instruction is a privileged case <i>drfnu</i> if px contains the null value <i>drfid</i> if px holds an id pointer <i>sterr</i> if $px = \text{frame}$ and in a quarantine state <i>drfcd</i> if px refers to a code object
Remarks	The instruction <i>qdt dy = px</i> is provided as a pseudo-instruction and implemented as <i>qdtb dy = px</i> .

Instruction	nchk px Null check
Description	Check whether $px = \text{null}$
Faults	<i>drfnu</i> if px contains the null value
Remarks	Usually used for method inlining. The instruction is more efficient than a corresponding dummy load because it does not require the corresponding object's attributes. Furthermore, it also works with pointers to empty objects.

3.2.5 Branch instructions (BPU)

Instruction	beqp px, py, sd12 Branch if pointers are equal bnep px, py, sd12 Branch if pointers are not equal beq dy, dz, sd12 Branch if equal bne dy, dz, sd12 Branch if not equal bgeu dy, dz, sd12 Branch if greater or equal unsigned bges dy, dz, sd12 Branch if greater or equal signed bltu dy, dz, sd12 Branch if less than unsigned blts dy, dz, sd12 Branch if less than signed
Description	Branch to the target code index within the current code object if the two register operands meet a given condition. The target code index is obtained by sign-extending and adding <i>sd12</i> to the current code index (code index of the conditional branch instruction).
Faults	<i>tcio b</i> if the target code index is greater or equal the size of the current code object Ξ

Instruction	bra sd25 Branch unconditionally
Description	Branch to the target code index within the current code object. The target code index is obtained by sign-extending and adding <i>sd25</i> to the current code index (code index of the <i>bra</i> instruction).
Faults	<i>tcio b</i> if the target code index is greater or equal the size of the current code object Ξ

Instruction	jmp dy Jump unconditionally
Description	Jump to target code index dy within the current code object.
Faults	<i>tcio b</i> if the target code index is greater or equal the size of the current code object Ξ

Instruction	bsr sd25 Branch to subroutine
Description	Branch to a subroutine at a target code index within the current code object. The target code index is obtained by sign-extending and adding <i>sd25</i> to the current code index (code index of the <i>bsr</i> instruction).
Precondition	regular state RC or RU
Postcondition	quarantine state QC or QU , <i>rix</i> set to the code index of the instruction following the <i>bsr</i> instruction
Faults	<i>sterr</i> if executed in a quarantine state <i>tcio b</i> if the target code index is greater or equal the size of the current code object Ξ
Remarks	Parameters are passed via registers and, if required, a parameter object. The callee cannot access the caller's frame.

Instruction	jsr dy Jump to subroutine
Description	Jump to a subroutine at target code index <i>dy</i> within the current code object.
Precondition	regular state <i>RC</i> or <i>RU</i>
Postcondition	quarantine state <i>QC</i> or <i>QU</i> , <i>rix</i> set to the code index of the instruction following the <i>jsr</i> instruction
Faults	<i>sterr</i> if executed in a quarantine state <i>tcio</i> b if the target code index is greater or equal the size of the current code object Ξ
Remarks	Parameters are passed via registers and, if required, a parameter object. The callee cannot access the caller's frame.

Instruction	rts Return from subroutine
Description	Return from a subroutine to the caller within the current code object and set <i>rix</i> to zero.
Precondition	quarantine state <i>QC</i> or <i>QU</i> , <i>rix</i> \neq zero
Postcondition	regular state <i>RC</i> or <i>RU</i> , <i>rix</i> = zero
Faults	<i>sterr</i> if executed in regular state <i>RC</i> or <i>RU</i> or in library entry quarantine <i>QL</i> <i>rix</i> eq if <i>rix</i> is zero
Rationale	By setting <i>rix</i> to zero, <i>rts</i> "consumes" the <i>rix</i> value and ensures that the value is only used once and that <i>rts</i> returns to the actual caller.
Remarks	Attempting to leave a library entry routine with <i>rts</i> raises a <i>sterr</i> fault because <i>rts</i> is executed in state <i>QL</i> instead <i>QC</i> or <i>QU</i> . If a routine does not save <i>rix</i> before it calls another subroutine (or itself), it will be impossible to leave the subroutine without raising a <i>rix</i> eq fault.

Instruction	check rcd Check <i>rcd</i>
Description	Check that <i>rcd</i> refers to the current code object.
Precondition	state <i>RU</i> , <i>rcd</i> = code
Postcondition	state <i>RC</i>
Faults	<i>sterr</i> if executed in <i>RC</i> , <i>QC</i> , <i>QU</i> , <i>QL</i> <i>rcd</i> nc if <i>rcd</i> \neq code
Remarks	Required before calling routines in a library <i>B</i> from a library <i>A</i>

Instruction	jlib px, ix20 Jump to library entry routine jlib px, dy Jump to library entry routine
Description	Branch to a library entry routine in the code object referred to by <i>px</i> at the target code index given as an unsigned index <i>ix20</i> or the contents of a data register <i>dy</i> .
Precondition	regular state <i>RC</i> (<i>rcd</i> = code), <i>px</i> refers to a code object, <i>px</i> \neq code, <i>px</i> \neq null
Postcondition	library entry quarantine <i>QL</i> , <i>rix</i> set to the code index of the instruction following the <i>jlib</i> instruction
Faults	<i>sterr</i> if executed in state <i>RU</i> , <i>QU</i> , <i>QC</i> , <i>QL</i> <i>tcio</i> l if <i>px</i> does not refer to a code object or if <i>px</i> refers to the current code object or if <i>px</i> = null <i>tcio</i> b if the target code index is greater or equal the public size ξ of the target code object
Rationale	Actually, <i>jlib</i> should write both <i>rcd</i> and <i>rix</i> to save the return code object along with the return index. To provide for efficient implementations (i.e. ensure that each instruction writes at most one register), <i>jlib</i> merely writes <i>rix</i> and requires that the current code pointer has beforehand been saved to <i>rcd</i> with the <i>cpfe</i> instruction. In return, <i>jlib</i> must check that <i>rcd</i> actually refers to the current code object. For this task, <i>jlib</i> would require three pointer parameters (<i>frame</i> for state checking, <i>px</i> , and <i>rcd</i>). Again, to provide for efficient implementations (i.e. ensure that each instruction reads at most two pointer registers), the required check is implemented by a separate <i>check</i> instruction that verifies that <i>rcd</i> equals the current code pointer <i>code</i> and that triggers a transition from state regular unchecked <i>RU</i> to state regular checked <i>RC</i> . Libraries are not allowed to call themselves with the <i>jlib</i> instruction. If they did, <i>rtlb</i> could not decide whether <i>rcd</i> refers to the actual caller or has not been properly restored.
Remarks	Parameters are passed via registers and, if required, a parameter object. The callee cannot access the caller's frame. Application code is always in state regular <i>RC</i> or in state quarantine <i>QC</i> , and <i>rcd</i> always holds a pointer to the current code object.

Instruction	rtlb Return from library entry routine
Description	Return from a library entry routine to the caller and set <i>rix</i> to zero.
Precondition	quarantine state <i>QL</i> , <i>rix</i> \neq zero, <i>rcd</i> \neq null, <i>rcd</i> \neq code
Postcondition	regular state <i>RC</i> , <i>rix</i> = zero
Faults	<i>sterr</i> if executed in state <i>RC</i> , <i>QC</i> , or <i>RU</i> , <i>QU</i> <i>tcio</i> l if <i>rcd</i> = code or <i>rcd</i> = null <i>rix</i> eq if <i>rix</i> is zero
Rationale	By setting <i>rix</i> to zero, <i>rtlb</i> "consumes" the <i>rix</i> value and ensures that the value is only used once and that <i>rtlb</i> returns to the actual caller.
Remarks	Attempting to leave a library entry routine with <i>rts</i> raises a <i>sterr</i> fault because <i>rts</i> is executed in state <i>QL</i> instead <i>QC</i> or <i>QU</i> . If a routine does not save <i>rix</i> before it calls another subroutine (or itself), it will be impossible to leave the subroutine without raising a <i>rix</i> eq fault.

Instruction	trap ui10 System call
Description	Call a system function in the <i>core object</i> . The parameter <i>ui10</i> may be used to differentiate classes of system calls.

3.2.6 Privileged instructions (ALU)

Instruction	ctsr xx = dz cfsr dx = xz	Copy to system register Copy from system register
Description		
Remarks		

3.2.7 Privileged instructions (PGU)

Instruction	crop py = px cidp py = px	Copy to system register Copy from system register
Description		
Remarks		

Instruction	xpr py = px	Restore pointer rights
Description		
Remarks		

Instruction	seal px unsl px	Seal object Unseal object
Description		
Remarks		

Instruction	alcb frame = dy	Allocate stack bumper
Description		
Remarks		

Instruction	ciop px = dy,dz	Create io Pointer
Description		
Remarks		

Instruction	ccp px = dy	Create code pointer
Description		
Remarks		

3.2.8 Privileged instructions (LSU)

Instruction	flshic dz flshdc dz flshac dz flshbc dz	Flush instruction cache line Flush data cache line Flush attribute cache line Flush branch target cache line
Description		
Remarks		

Instruction	pcce dz = px	Put context cache entry
Description		
Remarks		

Instruction	xcce dz	Remove context cache entry
Description		
Remarks		

Instruction	ccc	Clear context cache
Description		
Remarks		

Instruction	ciop px = dy,dz	Create io Pointer
Description		
Remarks		

Instruction	ccp px = dy Create code pointer
Description	
Remarks	

3.2.9 Privileged instructions (ATU)

Instruction	qpir dy = px Query raw π attribute qdtr dy = px Query raw δ attribute
Description	
Remarks	


Instruction	qptr dy = px Query raw pointer
Description	
Remarks	

3.2.10 Privileged instructions (BPU)

Instruction	sync Sync
Description	
Remarks	

Instruction	rte Return from Exception
Description	
Remarks	

Stack protection mechanism: Application code



State privileges and state transitions

	state	bsr/jsr	rts	alc frame	dalc frame	deref frame
R	regular	→Q	×	×	→Q	√
Q	quarantine	×	→R	→R	×	×

Terminal subroutine that requires no stack space

```
subrt:    ...           a subroutine that does not require stack space can remain in quarantine
          rts           rts returns to regular state
```


Terminal subroutine that requires stack space (does not call subroutines or routines in libraries)

```
subrt:    alct    frame =  $\pi, \delta$       terminal frame without a slot for rix (impossible to save rix)
          ...
          ...
          dalc    frame
          rts
          (should a subroutine be called, rix is cleared and rts will raise a rixeq fault)
```

Standard subroutine (may call subroutines and routines in other libraries)

```
subrt:    alc      frame =  $\pi, \delta$       regular frame with reserved slot for rix
          sw      frame[0] = rix        save rix
          ...
          bsr      ...
          ...
          jlib     ...
          ...
          lw      rix = frame[0]        restore rix
          dalc    frame
          rts
```

Stack protection mechanism: Library code



State privileges and state transitions

	state	bsr/jsr	jlib	rts	rtlb	alc frame	dalc frame	check rcd	rst rix	rst rcd	deref frame
RC	regular checked	→QC	→QL	×	×	×	→QC	×	→RC/RU	×	√
RU	regular unchecked	→QU	×	×	×	×	→QL/QU	→RC	√	√	√
QC	quarantine checked	×	×	→RC	×	→RC	×	×	×	×	×
QU	quarantine unchecked	×	×	→RU	×	→RU	×	×	×	×	×
QL	library entry quarantine	×	×	×	→RC	→RU	×	×	×	×	×

Terminal library routine that requires no stack space

```
libentry: ... libinner: ...
          rtlb          rts
```

Terminal library routine that requires stack space

```
libentry: alct frame =  $\pi, \delta$  libinner: alct frame =  $\pi, \delta$  terminal frame without a slot for rix
          ...
          dalc frame          dalc frame
          rtlb          rts
```

Unchecked library routine (may call subroutines, but no routines in other libraries)

```
libentry: alc frame =  $\pi, \delta$  libinner: alc frame =  $\pi, \delta$  ordinary frame with reserved slot for rix
          sv rix          sv rix save rix
          ...
          bsr other          bsr other
          ...
          rst rix          rst rix restore rix
          dalc frame          dalc frame
          rtlb          rts
```

Gate library routine to enter state checked (may call subroutines and routines in other libraries)

```
libentry: alog frame =  $\pi, \delta$  libinner: alog frame =  $\pi, \delta$  gate frame with reserved slots for rix, rcd
          sv rix          sv rix save rix
          sv rcd          sv rcd save rcd
          cpfc rcd          cpfc rcd copy code to rcd
          check rcd          check rcd enter checked state
          ...
          jlib px, other          jlib px, other
          ...
          bsr other          bsr other
          ...
          rst rix          rst rix restore rix and unchecked state
          rst rcd          rst rcd restore rcd
          dalc frame          dalc frame
          rtlb          rts
```

Invariants

- *rix* contains the return index from the caller or is *zero*
 - *rix* = *zero* after calling a subroutine or a library entry routine
 - *rix* = *zero* if *rix* is not saved to but restored from *frame*[0]
- *rcd* refers to the calling code object, to the current code object or is *null*
 - *rcd* = *code* in the checked states *RC*, *QC* (and therefore in application code objects)
 - *rcd* = *null* if *rcd* is not saved to but restored from *frame*[0]

Assembler-Syntax: Labels

kind		definition	reference	value
physical	privileged code object (supervisor)	@physical>	@physical	physical byte address
	unprivileged code object (user)	@physical:		
global		global:	@physical.global global	word index (into code object)
local		.local:	@physical.global.local global.local .local	word index (into code object)
index		->index:	@physical.global->index global->index @physical.global.local->index global.local->index .local->index	pointer: pointer index (into object) sword, uword: word index (into object) shalf, uhalf: half word index (into object) sbyte, ubyte: byte index (into object)
object attributes (x = pi, dt, dtb, dth, dtw, dtl)		<i>implicit</i>	@physical.global'x global'x @physical.global.local'x global.local'x .local'x	pi: number of pointers dt: number of bytes dtb: number of bytes dth: number of half words dtw: number of words dtl: number of long words
code object attributes (y = xi, cxi)		<i>implicit</i>	@physical'y	xi: number of instructions (words) cxi: number of instructions (words)

Fault table

no	5code	u/s	name	instructions	remark
01	panic	u/s	invariant violation		should never happen
02	sverr	s	supervisor error	some privileged instructions	faults specific to privileged instructions
03	sterr	u/s	state error	any state dependent instruction	
04	illeg	u/s	illegal instruction	illegal	
05	privv	u	privilege violation	any privileged instruction	
06	tcoil	u/s	target code object illegal	jlib	no pointer to code object, equals code, equals null
07	tciob	u/s	target code index out of bounds	bra, bcc, jmp, bsr, jsr, jlib	target index $\geq \Xi(\text{code})$; <i>jlib</i> : target index $\geq \xi(\text{code})$
08	endoc	u/s	end of code	any	control flow reaching end of code object
09	rixeq	u/s	rix equal zero	rts, rtlb	
0a	rcdnu	u/s	rcd null	rtlb	
0b	rcdnc	u/s	rcd not code	check	
0c	drfnu	u/s	deref null	load, store, qxx	attempt to dereference a null pointer
0d	drfid	u	deref id (privv)	load, store, qxx	attempt to dereference an id pointer
0e	drfcd	u	deref code (privv)	load, store, qxx	attempt to dereference a code pointer
0f	wrptv	u	write protection violation (privv)	store	attempt to write to a read only object
10	sealv	u	seal violation (privv)	store	attempt to write to a sealed object
11	ixooob	u/s	index out of bounds	load, store	index $\geq \pi, \delta$
12	frtyp	u/s	frame type	sv, rst	<i>sv rix</i> or <i>rst rix</i> in a terminal frame <i>sv rcd</i> or <i>rst rcd</i> in an ordinary or terminal frame never state dependent (<i>sterr</i> has a higher priority)
13	aperr	u/s	alc paramter error	alc	general: $\pi \geq 2^{29}, \delta \geq 2^{31}$
14	hpovf	u/s	heap overflow	alc	
15	stovf	u/s	stack overflow	alc frame	
16	ccmis	u/s	context cache miss	gcp	
17	break	u/s	breakpoint	any	

Causes for *sverr* (ToDo)*todo*Causes for *panic* (ToDo)*panic* if the pointer to be copied is an illegal null pointer*panic* if the pointer refers to an uninitialized object in user mode*panic* if the pointer refers to a stack frame object*alc frame, alct frame, alcg frame, dalc frame*: *panic* if *frame* = null or if *frame* does not hold a frame pointer

Instruction Formats

F	primary7 31:29 28:25		x5 24:20	secondary7 19:16 15:13		z5 12:8	y5 7:3	func 2:0	For primary
A	0	f	x	h	0	z/ud5	y	g	reg 0
B	0	f	x	ud4	s3	z	y	g	lsu A, lsu B
C	0	f	x	ui12, ui12/si12, ix12, sd12			y	g	alu 1, alu 2, lsu 8, lsu 9, bpu C (0,1)
D	0	f	sd12 _L	sd12 _H		z	y	g	bpu C (2–7)
E	0	f	x	$\delta 15_H$			y	$\delta 15_L$	pgu 4 (x\f)
F	0	f	x	$\pi 15_H$		z		$\pi 15_L$	pgu 5 (x\f)
G	0	f	x	ui20, $\pi 9:\delta 11$, ix20					alu 3, pgu 4 (x=f), pgu 5 (x=f), pgu 6, bpu F
H	0	f		sd25					bpu D, bpu E

Embedded immediates, indexes, displacements

ui5	5-bit unsigned immediate	zero-extended
ui12	12-bit unsigned immediate	zero-extended
ui20	20-bit upper immediate	shifted left by 12 positions
si12	12-bit signed immediate	sign-extended
ix12	12-bit unsigned object index	zero-extended, implicitly scaled (unless privileged access via <i>null</i>)
ix20	20-bit unsigned code object index	zero-extended, implicitly scaled by 2
ud4	4-bit unsigned displacement	zero-extended, implicitly scaled (unless privileged access via <i>null</i>)
s3	3-bit unsigned scale factor	scale factor 1...8 (8 encoded as 000), implicitly scaled (unless privileged access via <i>null</i>)
sd12	12-bit signed branch displacement	sign-extended, implicitly scaled by 2
sd25	25-bit signed branch displacement	sign-extended, implicitly scaled by 2
$\delta 15$	15-bit unsigned delta	zero-extended
$\pi 15$	15-bit unsigned pi	zero-extended
$\pi 9:\delta 11$	9 bit unsigned π (bits 19:11), 11 bit unsigned δ (bits 10:0)	both zero-extended
$\delta 15_H$	15-bit unsigned δ , higher 12 bits 14:3	
$\delta 15_L$	15-bit unsigned δ , lower 3 bits 2:0	
$\pi 15_H$	15-bit unsigned π , higher 7 bits 14:8	
$\pi 15_L$	15-bit unsigned π , lower 8 bits 7:0	
sd12 _H	12-bit signed displacement, higher 7 bits 11:5	
sd12 _L	12-bit signed displacement, lower 5 bits 4:0	

Opcode map (32 Bit)

	f7 31:29 28:25		x5 24:20	h7 19:17 16:13		z5 12:8	y5 7:3	g3 2:0	Instruction	A	B	P	α	Q	W	EX	ME	AC								
n	=	reg 0	x\r	=	alu 00	z\r	y\r	0 1 4 5 6 7	add dx = dy, dz sub dx = dy, dz and dx = dy, dz andn dx = dy, dz or dx = dy, dz xor dx = dy, dz	dy	dz	-	-	-	dx	D	-	-								
								0 1	sltu dx = dy, dz slts dx = dy, dz	dy	dz															
								0 1 2 3	mul dx = dy, dz mulhs dx = dy, dz mulhu dx = dy, dz mulhsu dx = dy, dz	dy	dz															
										dy	dz															
					0 1 2 3			srl dx = dy, dz sra dx = dy, dz sll dx = dy, dz rol dx = dy, dz	dy	dz																
					0 1 2 3			srli dx = dy, ui5 srai dx = dy, ui5 slli dx = dy, ui5 roli dx = dy, ui5	dy	#																
									dy	#																
					alu 07			z\r	=	0 1 2 3 5	not dx = dz extbs dx = dz exthu dx = dz exths dx = dz clz dx = dz								-	dz						
p	=	reg 0	x x\r x=0! x=0! x=0! x=0!	=	sys 08	z\r z z\r z\rbc z\r z\r	=	0 1 4 5 6 7	ctsr xx = dz cfsr dx = xz clric dz (deprecated) clrbcc dz (deprecated) flshdc dz (deprecated) flshac dz (deprecated)	-	dz sz dz dz dz dz	-	-	-	sx dx - - - -	D D - - - -	-	-								
								0 1 2 4 5 6 7	pcce dz, px rcce dz clrbcc clric clrbcc flshdc flshac	-	dz dz - - - - -	px - - - - - -	-	-	-	-	-									
								0 1 2 3 4 5 6 7	qpi dy = px qpir dy = px qdtr dy = px qpdr dy = px qdtb dy = px qdth dy = px qdtw dy = px qddt dy = px	-	dr ⁷ - - - dr ⁷ dr ⁷ dr ⁷ dr ⁷	px - - - ax ax ax ax	-	dy	D	-	-									
								0	nchk px	-	-	px	-	-	-	-	-									
								n/p	=	reg 0	x\r ⁶ x\r0, f\r x\r0, f\r x\r0, f\r x\r0, f\r x\r0, f\r	=	pgu 0C	=	y\r ⁶ y\r, f\r y\r, f\r y\r, f\r = =	0 1 2 3 4 5	cpp py = px crop py = px cidp py = px rpr py = px seal px unsl px	-	-	px	ax	-	py py py py a! a!	Pa Pa Pa Pa a! a!	-	-
																0 1 2 3 4 5 6	alc px = dy, dz ciop px = dy, dz ccp px = dy alcb px = dy gcp px dalc frame cpfc rcd	dy dy dy dy - - -	dz dz - - - - -	ar - - - - ax -	-	px px px px px px px	Pa Pa P P P P Pa	-	- a a a a -	
																0 4 6 7	check rcd trap ui10 sync rte	- - # eci	dr - - es	px - - ecd	- - - ac	pf - - -	dr - - st	D - - D	-	-
																0 4 5 6 7	jmp dy jsr dy rts jlib px, dy rtlb	dy dy dy dy dy	- dr dr dr dr	- - - px ax ax	- - - - pf pf pf pf	- dr dr dr dr	D D D D D	-	-	

	f7 31:29 28:25		x5 24:20	h7 19:17 16:13		z5 12:8	y5 7:3	g3 2:0	Instruction	A	B	P	α	Q	W	EX	ME	AC				
n	=	alu 1	x\l	ui12			y\l	0	addi	dx = dy, ui12	dy	#	-	-	-	dx	D	-	-			
								1	subi	dx = dy, ui12												
								4	andi	dx = dy, ui12												
		alu 2		ui12/si12				5	andni	dx = dy, ui12	dy	#	-	-	-	dx	D	-	-			
								6	ori	dx = dy, ui12												
								7	xori	dx = dy, ui12												
alu 3	ui20			0	sltiu	dx = dy, ui12	-	#	-	-	-	dx	D	-	-							
1	sltis	dx = dy, si12																				
4	muliu	dx = dy, ui12																				
5	mulis	dx = dy, si12																				
n	=	pgu 4	x\l, r	$\delta 15_H$			y\l	$\delta 15_L$	alcl	px = dy, $\delta 15$	dy	#	ar			px	P α	-	-			
m			x=f!	$\pi 9 : \delta 11$					alclt	frame = $\pi 9, \delta 11$	#	dr	px	αx	-	px						
n		pgu 5	x\l, r	$\pi 15_H$	z\l	$\pi 15_L$		alcl	px = $\pi 15, dz$	#	dz	ar	-	-	px							
m			x=f!	$\pi 9 : \delta 11$				alclg	frame = $\pi 9, \delta 11$	#	dr	px	αx	-	px							
n		pgu 6	x\l, r				$\pi 9 : \delta 11$				alcl	px = $\pi 9, \delta 11$	#	-	ar	-				-	px	
m			x=f!	$\pi 9 : \delta 11$							alcl	frame = $\pi 9, \delta 11$	#	dr	px	αx				-	px	
af/p	=	lsu 8	x^{45}				ix12			y\l y\l ^{1?} y ^{1?}	0,1 2,3 5	lbu/s lhu/s lw	dy = px[ix12] dy = px[ix12] dy = px[ix12]	-	dr ⁷	px	αx	-	dy	-	D	-
af/p				lsu 9	x^{45}	ix12				y\l y\l ^{1?} y ^{1?}	0 1 2	sb sh sw	px[ix12] = dy px[ix12] = dy px[ix12] = dy	dy	dr ⁷	px	αx	-	-	-	-	
af/p		lsu 9	$x\backslash 0^5$						ix12			y ¹³	4 5 6 7	lp lcp sp scp	py = px[ix12] py = px[ix12] px[ix12] = py px[ix12] = py	-	dr ⁷	px	αx	-	null py py py	py py - py
n/p				lsu A	x\l ⁴⁵	s3 ud4 z\l							y\l y\l ^{2?} y ^{2?}	0,1 2,3 5	lbu/s lhu/s lw	dy = px[dz*s3+ud4] dy = px[dz*s3+ud4] dy = px[dz*s3+ud4]	-	dz	px	αx	-	dy
n/p		lsu B	x\l ⁴⁵						s3 ud4 z\l			y\l y\l ^{2?} y ^{2?}	0 1 2	sb sh sw	px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy	dy	dz	px	αx	-	-	-
n/p				lsu B	$x\backslash 0, f^5$	s3 ud4 z\l						y\l ²	4 5 6 7	lp lcp sp scp	py = px[dz*s3+ud4] py = px[dz*s3+ud4] px[dz*s3+ud4] = py px[dz*s3+ud4] = py	-	dz	px	αx	-	null py py py	py py - py
a	=	lsu A lsu B lsu B	x=f!						=	=	z=0!		y=r!	5	rst	rix	-	dz	px	αx	-	dy
				2	sv	rix	dy	dz				px		αx	-	-	-	-	-	-		
				4	rst	rcd	-	dz				px		αx	-	py	-	-	P	α		
		6	sv	rcd																		
n	=	bpu C	x\l, r	sd12			y\l, r	0	beqp	px, py, sd12	-	-	px	-	py	-	-	-	-			
								1	bnep	px, py, sd12												
			sd12 _L	sd12 _H	z\l	y\l	2	beq	dy, dz, sd12	dx	dy	-	-	-	-	-	-	-	-			
							3	bne	dy, dz, sd12													
							4	bgeu	dy, dz, sd12													
							5	bges	dy, dz, sd12													
6	bltu	dy, dz, sd12																				
7	blts	dy, dz, sd12																				
n	=	bpu D bpu E bpu F	sd25					bra	sd25	-	-	-	-	-	-	-	-	-				
bsr								sd25	-	dr	-	-	pf	dr	D	-	-					
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						
m																						

Opcode map (incl. DIV- and 64-Bit-Extension)

	f7 31:29 28:25		x5 24:20	h7 19:17 16:13		z5 12:8	y5 7:3	g3 2:0	Instruction			A	B	P	α	Q	W	EX	ME	AC																
n	=	reg 0	x\l r	=	alu 00	z\l r	y\l r	0	add	dx = dy, dz	dy	dz																								
								1	sub	dx = dy, dz																										
								2	addd	dx = dy, dz																										
								3	subd	dx = dy, dz																										
								4	and	dx = dy, dz																										
								5	andn	dx = dy, dz																										
								6	or	dx = dy, dz																										
								7	xor	dx = dy, dz																										
					alu 01			0	sltu	dx = dy, dz	dy	dz																								
								1	slts	dx = dy, dz																										
					alu 02			0	mul	dx = dy, dz	dy	dz																								
								1	mulhs	dx = dy, dz																										
								2	mulhu	dx = dy, dz																										
								3	mulhsu	dx = dy, dz																										
								4	divu	dx = dy, dz																										
								5	divs	dx = dy, dz																										
								6	remu	dx = dy, dz																										
								7	rems	dx = dy, dz																										
					alu 03			0	muld	dx = dy, dz	dy	dz																								
								1	mulhsd	dx = dy, dz																										
								2	mulhud	dx = dy, dz																										
								3	mulhsud	dx = dy, dz																										
								4	divud	dx = dy, dz																										
								5	divsd	dx = dy, dz																										
								6	remud	dx = dy, dz																										
								7	remsd	dx = dy, dz																										
					alu 04			0	srl	dx = dy, dz	dy	dz																								
								1	sra	dx = dy, dz																										
								2	sll	dx = dy, dz																										
								3	rol	dx = dy, dz																										
								4	srlld	dx = dy, dz																										
								5	srad	dx = dy, dz																										
								6	sllld	dx = dy, dz																										
								7	rolld	dx = dy, dz																										
					alu 05			ui5	0	srli	dx = dy, ui5	dy									#															
									1	srai	dx = dy, ui5																									
									2	slli	dx = dy, ui5																									
									3	roli	dx = dy, ui5																									
					alu 06			ui6	0,1	srlld	dx = dy, ui6	dy									#															
									2,3	sraidd	dx = dy, ui6																									
									4,5	sllld	dx = dy, ui6																									
									6,7	rolld	dx = dy, ui6																									
					alu 07			z\l r	=	0	not	dx = dz										dz														
										1	extbs	dx = dz																								
										2	exthu	dx = dz																								
										3	exths	dx = dz																								
										4	extwu	dy = dz																								
										5	clz	dx = dz																								
										6	clzd	dx = dz																								
p	=	reg 0	x x\l r x=0! x=0! x=0! x=0!	=	sys 08	z\l r z z\l r z\l r z\l r z\l r	0	ctsr	xx = dz	-	dz sz dz dz dz dz	-	-	-	-	-	-	-	-																	
							1	cfsr	dx = xz																											
							4	clric	dz (deprecated)																											
							5	clrbcc	dz (deprecated)																											
							6	flshdc	dz (deprecated)																											
							7	flshac	dz (deprecated)																											
							p	=	reg 0											x\l r = = = = = =	=	sys 09	z\l r = = = = = =	0	pcce	dz, px	-	dz dz - - - - - -	px - - - - - - -		-	-	-	-	-	-
																								1	rcce	dz										
2	clrcc																																			
4	clric																																			
5	clrbcc																																			
6	flshdc																																			
7	flshac																																			
af p p p af af af af	=	reg 0	x\0 ⁵ x ⁵ x ⁵ x ⁵ x\0 ⁵ x\0 ⁵ x\0 ⁵ x\0 ⁵	=	atu 0A	y\l r				0	qpi	dy = px	-	dr ⁷ - - - dr ⁷ dr ⁷ dr ⁷ dr ⁷	px	ax ax ax - ax ax ax ax	-	dy	D					-	-	-										
							1	qpir	dy = px																											
							2	qdtr	dy = px																											
							3	qprr	dy = px																											
							4	qdtb	dy = px																											
							5	qdtb	dy = px																											
							6	qdtw	dy = px																											
							7	qdtb	dy = px																											
n	=	reg 0	x\l r	=	atu 0B	=	=	0	nchk	px	-	-	px	-	-	-	-	-	-	-																
n/p p p p p p p	=	reg 0	x\l ⁶ x\0, l r x\0, f r x\0, f r x\0, f r x\0, f r	=	pgu 0C	=	y\l ⁶ y\l r y\l r y\l r = =	0	cyy	py = px	-	-	px	ax	-		py py py py ax ax	Pa Pa Pa Pa a! a!	-	-																
1								crop	py = px																											
2								cidp	py = px																											
3								rpr	py = px																											
4								seal	px																											
5	unsl	px																																		

	f7 31:29 28:25		x5 24:20	h7 19:17 16:13		z5 12:8	y5 7:3	g3 2:0	Instruction		A	B	P	α	Q	W	EX	ME	AC																
n p p p p n m n	=	reg 0	x\lfr x\lfr x\lfr x=f! x\lfr x=f! x=r!	=	pgu 0D	z\lfr z\lfr = = = =	y\lfr y\lfr y\lfr = = = =	0 1 2 3 4 5 6	alc ciop ccp alcb gcp dalc cpfc	px = dy,dz px = dy,dz px = dy px frame rod	dy dz dy dy - - -	dz dz - - - - dr	ar - - - - - px	- - - - - ax	-	px px px px px px px	P α P α P P P P P α	-	α α α α α α -																
m n p p	=	reg 0	x=r! = = =	=	bpu 0E	= ui10 = = =	= ui10 = = =	0 4 6 7	check trap sync rte	rod ui10	- - # eci	dr - - es	px - - ecd	- - - ac	pf - - -	dr - - st	D - - D	-	-																
n m m m m	=	reg 0	= = = x\0,f,r x=r!	=	bpu 0F	=	y\lfr y\lfr y=r! y\lfr y=r!	0 4 5 6 7	jmp jsr rts jlib rtlb	dy dy px,dy	dy dy dy dy dy	- dr dr dr dr	- - - px px	- - - ax ax	- pf pf pf pf	- dr dr dr dr	- D D D D	-	-																
n	=	alu 1	x\lfr	ui12			y\lfr	0 1 2 3 4 5 6 7	addi subi addid subid andi andni ori xori	dx = dy,ui12 dx = dy,ui12 dx = dy,ui12 dx = dy,ui12 dx = dy,ui12 dx = dy,ui12 dx = dy,ui12 dx = dy,ui12	dy	#	-	-	-	dx	D	-	-																
								0 1 4 5	sltui sltis mului mulis	dx = dy,ui12 dx = dy,si12 dx = dy,ui12 dx = dy,si12										dy	#	-	-	-	dx	D	-	-							
								ui20																					lui	dx = ui20	-	#	-	-	-
n m n m n m	=	pgu 4	x\lfr x=f!	$\delta 15_H$			y\lfr $\delta 15_L$	alc alct	px = dy, $\delta 15$ frame = $\pi 9,\delta 11$	dy #	# dr	ar px	- ax	- -	px px	P α	-	-																	
n m n m n m			pgu 5	x\lfr x=f!	$\pi 15_H$		z\lfr	$\pi 15_L$		alc alcg alc alc	px = $\pi 15,dz$ frame = $\pi 9,\delta 11$ px = $\pi 9,\delta 11$ frame = $\pi 9,\delta 11$	# # # #	dz dr - dr	ar px - px	- ax - -				px px - px																
n m n m n m				pgu 6	x\lfr x=f!	$\pi 9 : \delta 11$			alc alc	px = $\pi 9,\delta 11$ frame = $\pi 9,\delta 11$	# #	- dr	ar px	- ax	- -				px px																
af/p					lsu 8				x ⁴⁵	ix12		y\lfr y ¹ y ¹ y ¹	0,1 2,3 4,5 7	lbu/s lhu/s lwu/s ld	dy = px[ix12] dy = px[ix12] dy = px[ix12] dy = px[ix12]				-	dr ⁷	px	ax	-	dy	-	D	-								
af/p													lsu 9	x ⁴⁵	ix12				y\lfr y ¹ y ¹ y ¹	0 1 2 3	sb sh sw sd	px[ix12] = dy px[ix12] = dy px[ix12] = dy px[ix12] = dy	dy	dr ⁷	px	ax	-	-	-	-					
af/p																				lsu 9	x\0 ⁵	ix12		y ¹³	4 5 6 7	lp lcp sp scp	py = px[ix12] py = px[ix12] px[ix12] = py px[ix12] = py	-	dr ⁷	px	ax	-	null py py py	py - py py	-
n/p n/p n/p a n/p	lsu A	x\lfr ⁴⁵ x\lfr ⁴⁵ x\lfr ⁴⁵ x=f! x\lfr ⁴⁵															z\lfr z\lfr z\lfr z=0! z\lfr z\lfr	y\lfr y\lfr y ¹ y=r! y ¹ y ¹							0,1 2,3 4,5 5 7	lbu/s lhu/s lwu/s rst ld	dy = px[dz*s3+ud4] dy = px[dz*s3+ud4] dy = px[dz*s3+ud4] rix dy = px[dz*s3+ud4]	-	dz	px	ax	-	dy	-	D
n/p n/p n/p a n/p			lsu B																						x\lfr ⁴⁵ x\lfr ⁴⁵ x\lfr ⁴⁵ x=f! x\lfr ⁴⁵	z\lfr z\lfr z\lfr z=0! z\lfr z\lfr	y\lfr y\lfr y ¹ y=r! y ¹ y ¹	0 1 2 2 3	sb sh sw sv sd	px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy rix px[dz*s3+ud4] = dy	dy	dz	px	ax	-
n/p a n/p n/p a n/p				lsu B	x\0,f ⁵ x=f! x\0,f ⁵ x\0,f ⁵ x=f! x\0,f ⁵	z\lfr z\lfr z\lfr z=0! z\lfr z\lfr	y\lfr ¹ y=r! y\lfr ¹ y=r! y=r! y\lfr ¹	4 4 5 6 6 7	lp rst lcp lcp sv scp	py = px[dz*s3+ud4] rod py = px[dz*s3+ud4] px[dz*s3+ud4] = py rod px[dz*s3+ud4] = py	-	dz	px	ax	-	null py py py py			py py - py py	-	P P P - - null	α α α α α (α)													
n								=	bpu C	sd12 _L	sd12 _H	z\lfr	y\lfr	0 1	beqp bneq	px,py,sd12 px,py,sd12			-	-	px	-	py	-				-	-	-					
	2 3 4 5 6 7	beq bne bgeu bges bltu blts	dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12	dx	dy	-	-							-	-	-	-	-	-																
	n	bpu D	sd25											bra	sd25	-	-	-	-	-	-	-	-	-											
	m													bpu E	bsr	sd25	-	dr	-	-	pf	dr	D	-	-										
	m													bpu F	x\0,f ⁸	ix20			jlib	px,ix20	#	dr	px	ax	pf	dr	D	-	-						

Abbreviations

n	normal
p	privileged
a	state aware
af	state aware if $px = frame$
m	state modifying
x, y, z	any register number {0, 1, ..., 31}
f	30 (<i>frame</i>)
r	31 (<i>rix</i> , <i>rcd</i> , <i>root</i> , <i>core</i>)
=	reserved, should be all zeros

\f	except register number 30
\r	except register number 31
\f,r	except register number 30, 31
\0,r	except register number 0, 31
\0,f	except register number 0, 30
\0,f,r	except register number 0, 30, 31
=0!	must be register number 0
=f!	must be register number 30
=r!	must be register number 31

#	immediate
dr	d31 = <i>rix</i>
pf	p30 = <i>frame</i>
ecd	$x_exc_code_pnt$
αc	$(x_exc_code_xi, x_exc_code_cxi)$
eci	$x_exc_code_index$
es	x_exc_status
st	x_status

Notes

¹ if $y = r$: $dy = rix$ or $py = rcd$, instruction privileged

³ if $y = f$: instruction privileged, *frame* must be loaded from or stored into a stack bumper, illegal if $x = f$ or $ix12 \neq 0$

⁴ if $x = 0$: instruction privileged, index always treated as byte index (no implicit scaling)

⁵ if $x = r$: $px = root$, instruction privileged, access to root object

⁶ if $x = r$ or $y = r$: $px = rcd$ or $py = rcd$, instruction privileged

⁷ if $x = f$: instruction state aware

⁸ if $x = r$: $px = core$, call routine in *core object*

LSU/AGU/PGU Instructions

Instruction	W	EX	ME	AC	addr_mode aux_sel	mem_mode	pgu_mode	load	aload	store. action	astore	
flshic dz					dz	flush_ic	—	—	—	flushic	—	S
flshdc dz					dz	flush_dc	—	—	—	flushdc	—	S
flshac dz					—	—	flush	—	—	—	flush	S
flshbc dz					dz	flush_bc	—	—	—	flushbc	—	S
pcce dz,px					—	—	exc_put	—	—	—	—	S
rcce dz					—	—	exc_remove	—	—	—	—	S
ccc					—	—	exc_clear	—	—	—	—	S
cpp py = px	py	Pα			—	—	cpp	—	—	—	—	—
crop py = px	py	Pα			—	—	crop	—	—	—	—	—
cidp py = px	py	Pα	—	—	—	—	cidp	—	—	—	—	—
rpr py = px	py	Pα			—	—	rpr	—	—	—	—	—
seal px	αx	α!			—	—	seal	—	—	—	st_ore	S
unsl px	αx	α!			—	—	unsl	—	—	—	st_ore	S
alc px = dy,dz	px	Pα		—	—	init	alc	—	—	alc	st_ore	S
ciop px = dy,dz	px	Pα		—	—	—	ciop	—	—	—	—	—
ccp px = dy	px	P		α	—	—	ccp	—	l_load	—	—	L
alcb px = dy	px	Pα	—	—	—	init	alcb	—	—	alc	st_ore	S
gcp px	px	P		—	—	—	gcp	—	l_load	—	—	L
dalc frame	px	P		α	—	—	dalc_frame	—	l_load	—	clean	L/S
cpfc rcd	px	Pα		—	—	—	cpfc	—	—	—	—	—
alc px = dy,δ15	px				—	init	alc	—	—	alc	st_ore	S
alct frame = π9,δ11	px				—/delta11	init_and_clean	alct_frame	—	—	alc	st_ore	S
alc px = π15,dz	px				—	init	alc	—	—	alc	st_ore	S
alcg frame = π9,δ11	px				—/delta11	init_and_clean	alcg_frame	—	—	alc	st_ore	S
alc px = π9,δ11	px				—/delta11	init	alc_aux	—	—	alc	st_ore	S
alc frame = π9,δ11	px				—/delta11	init_and_clean	alc_frame	—	—	alc	st_ore	S
lbu/s dy = px[ix12]					ix/ix12	load	—	true	—	—	—	L
lhu/s dy = px[ix12]	dy	—	D	—	ix/ix12	load	—	true	—	—	—	L
lwu/s dy = px[ix12]					ix/ix12	load	—	true	—	—	—	L
ld dy = px[ix12]					ix/ix12	load	—	true	—	—	—	L
sb px[ix12] = dy					ix/ix12	store	—	—	—	st_ore	—	S
sh px[ix12] = dy					ix/ix12	store	—	—	—	st_ore	—	S
sw px[ix12] = dy					ix/ix12	store	—	—	—	st_ore	—	S
sd px[ix12] = dy					ix/ix12	store	—	—	—	st_ore	—	S
lp py = px[ix12]	py	P	α		ix/ix12	load	lp	true	l_load	—	—	L
lcp py = px[ix12]	py	P	α		ix/ix12	load_and_store	lp	true	l_load	st_ore	—	L/S
sp px[ix12] = py	—	—	—	—	—	store	—	—	—	st_ore	—	S
scp px[ix12] = py	py	null	(α)		—	store	n_ull	—	—	st_ore	—	S
lbu/s dy = px[dz*s3+ud4]					dz_s_ud/ud4s3	load	—	true	—	—	—	L
lhu/s dy = px[dz*s3+ud4]	dy	—	D	—	dz_s_ud/ud4s3	load	—	true	—	—	—	L
lwu/s dy = px[dz*s3+ud4]					dz_s_ud/ud4s3	load	—	true	—	—	—	L
rst rix					dz_s_ud/ud4s3	load	—	true	—	—	—	L
ld dy = px[dz*s3+ud4]					dz_s_ud/ud4s3	load	—	true	—	—	—	L
sb px[dz*s3+ud4] = dy					dz_s_ud/ud4s3	store	—	—	—	st_ore	—	S
sh px[dz*s3+ud4] = dy					dz_s_ud/ud4s3	store	—	—	—	st_ore	—	S
sw px[dz*s3+ud4] = dy					dz_s_ud/ud4s3	store	—	—	—	st_ore	—	S
sv rix					dz_s_ud/ud4s3	store	—	—	—	st_ore	—	S
sd px[dz*s3+ud4] = dy					dz_s_ud/ud4s3	store	—	—	—	st_ore	—	S
lp py = px[dz*s3+ud4]	py	P	α		dz_s_ud/ud4s3	load	lp	true	l_load	—	—	L
rst rcd	py	P	α		dz_s_ud/ud4s3	load	lp	true	l_load	—	—	L
lcp py = px[dz*s3+ud4]	py	—	—	—	dz_s_ud/ud4s3	load_and_store	lp	true	l_load	st_ore	—	L/S
sp px[dz*s3+ud4] = py	—	—	—	—	dz_s_ud/ud4s3	store	—	—	—	st_ore	—	S
sv rcd	—	—	—	—	dz_s_ud/ud4s3	store	—	—	—	st_ore	—	S
scp px[dz*s3+ud4] = py	py	null	(α)		dz_s_ud/ud4s3	store	n_ull	—	—	st_ore	—	S

[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Instruction		A	B	P	α	Q	W	EX	ME	AC	
2		ui5 ui5 ui5 ui5 ui5 ui5 ui6	y/r	0	addi	dy = ui5																					
				1	subi	dy = ui5																					
				2	addid	dy = ui5																					
				3	subid	dy = ui5																					
				4	andi	dy = ui5																					
				5	slli	dy = ui5																					
				6,7	sllid	dy = ui6																					
3	z/r	y/r	0	add	dy = dz																						
			1	sub	dy = dz																						
			2	addd	dy = dz																						
			3	subd	dy = dz																						
			4	and	dy = dz																						
			5	sll	dy = dz																						
			6	sllid	dy = dz																						
	7	cp	dy = dz																								
	z=r!	y/r	0	pop																							
			1	gcp	py																						
			2	cpfc	rcd																						
			3	check	rcd																						
			4	jmp	dy																						
			5	jsr	dy																						
6			rts																								
7	rtlb																										
4	ui6	y/r	0,1	li	dy = ui6																						
			2,3	lni	dy = ui6																						
			4,5	lui	dy = ui6																						
	z/r	y/r	6	not	dy = dz																						
7			neg	dy = dz																							
5	ui5	y/r	0	rstw	dy, ui5																						
			1	svw	dy, ui5																						
			2	rstd	dy, ui5																						
			3	svd	dy, ui5																						
			4	rstp	py, ui5																						
	5	svp	py, ui5																								
=	y=r!	0	rstrix																								
		1	svrix																								

Pointer and Attribute Encoding

pointer		π attribute				δ attribute				
kind	tags ¹	31	30 ... 2	1	0	31	30	29	28 ... 1	0
pointer properties		object properties								
code ²	000	1	ξ_{29}	00 ₂ !		1	Ξ_{30} ⁶			priv
uninitialized		1	π_{29}	gc gen ³	gc visited ³	0	δ_{31}			
ordinary		0				s				
read only	001									
id only	010	0!								
io	011	don't care ⁴								
frame square black	100	uini	$\pi_{29(9)}$ ⁵	bumper bit	gc visited ³	lib	rc	ri	$\delta_{29(11)}$ ⁵	
frame square white	101									
frame round black	110									
frame round white	111									

Abbreviations

uini	set if initialization is incomplete	lib	set to identify library entry stack frames
priv	privilege level (00: user, 11: supervisor, 01/10: reserved)	rc	set to reserve pointer at index 0 for <i>rcd</i> (if <i>rc</i> = 1, <i>ri</i> must be 1)
s	seal bit, set to seal object (read only)	ri	set to reserve data word at index 0 for <i>rix</i>

Notes

¹ invariant: the null pointer tags must always be 000

² pointer to the *core object* is -8 , must never be dereferenced, attributes are implicit and never loaded

³ reserved for garbage collection

⁴ δ encoded in the pointer, π implicitly 0, attributes are never loaded from or stored to memory

⁵ frame objects can only be allocated with static attributes, so only 9/11 bits are actually used

⁶ to support the "compressed" extension, not implemented yet (currently 29 bits for Ξ and 2 bits for priv)

Object and Attribute Access regarding Pointer and Object Properties

	user mode				supervisor mode			
	load	store	qpi	qdtx ¹	load	store	qpi	qdtx ¹
code	<i>drfed</i>	<i>drfed</i>	<i>drfed</i>	<i>drfed</i>	yes	yes	$\xi_{29}00 \gg 2$	$\Xi_{29}00 \gg scl^1$
uini	<i>panic</i>	<i>panic</i>	<i>panic</i>	<i>panic</i>	<i>panic</i>	<i>panic</i>	$\pi_{29}00 \gg 2$	$\delta_{31} \gg scl^1$
ordinary ³	yes	yes ⁵	$\pi_{29}00 \gg 2$	$\delta_{31} \gg scl^1$	yes	yes	$\pi_{29}00 \gg 2$	$\delta_{31} \gg scl^1$
read only ^{3,4}	yes	<i>wrptv</i>	$\pi_{29}00 \gg 2$	$\delta_{31} \gg scl^1$	yes	yes	$\pi_{29}00 \gg 2$	$\delta_{31} \gg scl^1$
id only ³	<i>drfid</i>	<i>drfid</i>	<i>drfid</i>	<i>drfid</i>	yes	yes	$\pi_{29}00 \gg 2$	$\delta_{31} \gg scl^1$
io	yes	yes	0	$\delta_{16}^2 \gg scl^1$	yes	yes	0	$\delta_{16}^2 \gg scl^1$
frame	yes ⁶	yes ⁶	$\pi_{29}00 \gg 2^6$	$\delta_{29} \gg scl^{1,6}$	yes ⁶	yes ⁶	$\pi_{29}00 \gg 2^6$	$\delta_{29} \gg scl^{1,6}$

¹ qdtx = *qdtb* (= *qdt*), *qdth*, *qdtw* or *qdtid*; *scl* = 0 for *qdtb*, *scl* = 1 for *qdth*, *scl* = 2 for *qdtw*, *scl* = 3 for *qdtid*

² for register capabilities: $\delta_{16} \gg scl$, for memory capabilities: $(\delta_{16} \ll 12) \gg scl$

³ pointers read from *sealed* objects in user mode are set to *read only* (pointers to *code*, *read only*, *id only* and *io* objects remain unmodified, pointers to *uini* or *frame* objects will cause panics anyway)

⁴ pointers read from *read only* objects in user mode are set to *read only* (pointers to *code*, *read only*, *id only* and *io* objects remain unmodified, pointers to *uini* or *frame* objects will cause panics anyway)

⁵ *sealv* if sealed

⁶ only by dereferencing *p30* = *frame* and unless in a quarantine state, access restrictions to index 0 apply

Decoding $load\ dy/py = px[index]$ and $store\ px[index] = dy/py$ instructions

px	dy/py	index		
null	py		illegal	physical memory accesses are always data accesses
	rix		illegal	makes no sense
	else		privileged	physical memory access: no implicit scaling, unaligned: sverr
frame		dyn	illegal	impossible to implement (because of state checking)
	frame	stat	illegal	frame must be saved/restored to/from a bumper not referred by <i>frame</i> (why?)
	rix, rcd	stat $\neq 0$	privileged	save/restore rcd, rcd to/from process state
	rix, rcd	stat 0	normal	save/restore rix, rcd to/from stack frame
	else	stat	normal	access stack frame
rcd/root	frame		illegal	frame must be saved/restored to/from a bumper
	else		privileged	root object access
else	frame	dyn	illegal	frame must be saved/restored to/from a bumper at static index 0
		stat $\neq 0$	illegal	frame must be saved/restored to/from a bumper at static index 0
		stat 0	privileged	save/restore frame to/from bumper (bumper bit checked dynamically)
	rix, rcd		privileged	save/restore rix, rcd to/from process state
	else		normal	ordinary object access

Notes

- loading *rix* with *lb* or *lh* instructions is illegal, *rix* must be loaded with a *lw* instruction
- storing *rix* with *sb* or *sh* instructions is illegal, *rix* must be stored with a *sw* instruction

Sanity check for pointers and attributes

required input: pointer [P], attributes [A], register number [R], privilege mode [M], index [I]

Dereferenced pointer sanity check

```

if  $p_{31..3} = 0$  and  $p_{2..0} \neq 000$  then panic [P] [deref irregular null]
switch  $p_2$ 
  case 0: if  $\text{reg\_no} = \text{frame}$  then panic [PR] [deref non-frame pointer in frame]
  case 1: if  $\text{reg\_no} \neq \text{frame}$  and  $\text{mode} = \text{user}$  then panic [PRM]
    [deref frame pointer in non-frame register visible in user mode]
    [supervisor may deref a pointer to a bumper in a non-frame register (only)]

```

Loaded/Stored pointer sanity check (lp/lcp/sp/scp only)

```

if  $p_{31..3} = 0$  and  $p_{2..0} \neq 000$  then panic [P] [load/store irregular null]
switch  $p_2$ 
  case 0: if  $\text{reg\_no} = \text{frame}$  then panic [PR] [load/read non-frame pointer to/from frame]
  case 1: if  $\text{mode} = \text{user}$  then panic [PM] [load/read frame pointer in user mode, no matter to what register]

```

Dereferenced attributes sanity check

```

if  $\pi_{31} = 1$  then
  switch  $p_{2..0}$ 
    case 000:
      switch  $\delta_{31}$ 
        case 0: panic [PA] [access uninitialized ordinary]
        case 1: if  $\pi_{1..0} \neq 00$  or  $\delta_{1..0} \neq 00 \mid 11$  then panic [PA] [access irregular code]
      case 001: panic [PA] [access uninitialized read only]
      case 010: panic [PA] [access uninitialized id only]
      case 1xx: panic [PA] [access uninitialized frame]
    if  $p_2 = 1$  then
      (assert  $\text{reg\_no} = \text{frame}$  or  $\text{mode} = \text{super}$ )
      if  $\pi_{30..11} \neq 0$  or  $\delta_{28..11} \neq 0$  or ( $\delta_{30} = 1$  and  $\delta_{29} = 0$ ) then panic [PA] [access irregular frame]
      switch  $\pi_1$ 
        case 0:
          if  $\text{reg\_no} \neq \text{frame}$  then panic [PAR] [access ordinary frame via non-frame register]
        case 1:
          if  $\text{mode} = \text{user}$  then panic [PAM] [access bumper in user mode]
          if  $\pi_{30..2} \neq 1$  or  $\delta_{28..0} \neq 0$  or  $\pi_{31} = 1$  or  $\delta_{31..29} \neq 000$  then panic [PA] [access irregular bumper]

```

(*rcd* cannot be checked because *rcd* is replaced by *root* when dereferenced)

Loaded attributes sanity check (lp/lcp only)

```

if  $\pi_{31} = 1$  then
  switch  $p_{2..0}$ 
    case 000:
      switch  $\delta_{31}$ 
        case 0: if  $\text{mode} = \text{user}$  then panic [PAM] [load pointer to uninitialized ordinary in user mode]
        case 1: if  $\pi_{1..0} \neq 00$  or  $\delta_{1..0} \neq 00 \mid 11$  then panic [PA] [load pointer to irregular code]
      case 001: panic [PA] [load pointer to uninitialized read only]
      case 010: panic [PA] [load pointer to uninitialized id only]
      case 1xx: if  $\text{mode} = \text{user}$  then panic [PAM] [loaded pointer to uninitialized frame in user mode]
    if  $p_2 = 1$  then
      (assert  $\text{mode} = \text{super}$ )
      if  $\pi_{30..11} \neq 0$  or  $\delta_{28..11} \neq 0$  or ( $\delta_{30} = 1$  and  $\delta_{29} = 0$ ) then panic [PA] [load pointer to irregular frame]
      switch  $\pi_1$ 
        case 0:
          if  $\text{reg\_no} \neq \text{frame}$  then panic [PAR] [load pointer to ordinary frame to non-frame register]
        case 1:
          if  $\pi_{30..2} \neq 1$  or  $\delta_{28..0} \neq 0$  or  $\pi_{31} = 1$  or  $\delta_{31..29} \neq 000$  then panic [PA] [load pointer to irregular bumper]
      if  $\text{reg\_no} = \text{rcd}$  and  $p_{31..3} \neq 0$  and ( $p_{2..0} \neq 000$  or  $\pi_{31} \neq 1$  or  $\delta_{31} \neq 1$ ) then panic [PAR]
        [load pointer to non-code object to rcd]

```

Checking $load\ dy/py = px[index]$ and $store\ px[index] = dy/py$ instructions

```

if illegal then illeg

if privileged and mode = user then privv

call dereferenced pointer sanity check for px

if instr = sp then call stored pointer sanity check for py

switch  $px_{2..0}$ 
  case 000: if  $p_{31..3} = 0$  then drfnu [P]
  case 001: if mode = user and instr = sb | sh | sw | sp then wrptv [PM]
  case 010: if mode = user then drfid [PM]

if  $px_2 = 1$  and state = quarantine then sterr [PS]

call dereferenced attribute sanity check for px

if  $px_{2..0} = 000$  then
  if  $\delta_{31} = 1$  and  $\pi_{31} = 1$  then
    switch mode
      case user: drfcd [PAM]
      case super: if instr = lp | lcp | sp | scp then sverr [PAM]

if  $px_{2..0} = 000$  | 001 | 010 and  $\delta_{31} = 0$  and  $\pi_{31} = 1$  and instr = sb | sh | sw | sp and mode = user then sealtv [PAM]

if  $px_2 = 1$  and  $\pi_1 = 1$  then
  (assert mode = super)
  if reg_no_x = frame then sverr [PAR] [access bumper via frame register]
  if reg_no_y  $\neq$  frame then sverr [PAR] [store something other than frame to bumper]
else
  if reg_no_y = frame then (assert mode = super) sverr [PAR] [load/store frame from/to non-bumper]

switch reg_no_x
  case null:
    (assert mode = super)
    switch instr
      case lb | sb:
      case lh | sh: if index0  $\neq$  0 then sverr [I] [alignment error]
      case lw | sw: if index1..0  $\neq$  00 then sverr [I] [alignment error]
      case lp | lcp | sp | scp: (assert false) [illegal]
  case not null:
    if carry during index calculation or index out of bounds then ixoob [AI]

if py = rcd and mode = user and  $\delta_{30} = 0$  then fram0 [AM]
if dy = rix and mode = user and  $\delta_{29} = 0$  then fram0 [AM]

if px = frame then
  switch instr
    case lb | sb: if index < 4 and  $\delta_{29} = 1$  then fram0 [IA]
    case lh | sh: if index < 2 and  $\delta_{29} = 1$  then fram0 [IA]
    case lw | sw: if dy  $\neq$  rix and index < 1 and  $\delta_{29} = 1$  then fram0 [IA]
    case lp | lcp | sp | scp: if py  $\neq$  rcd and index < 1 and  $\delta_{30} = 1$  then fram0 [IA]

if instr = lp | lcp then
  call loaded pointer sanity check for py
  call loaded attributes sanity check for py

```

Rules and invariants


- *frame* exclusively holds frame pointers (supervisor has to ensure that frame is written by *alcb* before it is read)
- if *frame* refers to a bumper, it may not be dereferenced
- a frame bumper may only be dereferenced in a non-*frame* register
- ordinary pointer registers never hold frame pointers in user mode
- ordinary pointer registers may hold pointers to frame bumpers in supervisor mode (but not to ordinary frames)
- pointers to ordinary frames may exclusively be held in *frame* or stored in a bumper

pointer generating instructions: *alc, alct, alcg, alcb, lp, lcp, scp, lssp, cpp, crop, cidp, rpr, seal, unsl, ciop, ccp, gcp, dalc, cpfc*


IO Pointer Encoding

The attributes of an io pointer are derived from the pointer value as follows:

„register capability“: $0 < \delta \leq \$0000FFFF$, byte granularity ($\delta_{31..16} = 0!$)



„memory capability“: $0 < \delta \leq \$0FFFF000$, 4k granularity ($\delta_{31..28} = 0!$, $\delta_{11..0} = 0!$)



The π attribute of an io pointer is always and implicitly 0.

Attribute Tags during Garbage Collection



Special pointer registers

		read	write	deref for load/store	deref to query attributes
p0	u: null	yes: null pointer	ignored	privilege violation fault	illegal instruction fault
	s: null/mem	yes: null pointer	ignored	phys. memory (data only)	illegal instruction fault
p30	u: frame	no	only alc, dalc	yes (unless in quarantine)	yes (unless in quarantine)
	s: frame	only by store to bumper	only alc, dalc or by load from bumper	yes (unless in quarantine)	yes (unless in quarantine)
p31	u: rcd, core	only by sp/scp frame[0] := rcd	only by cpfc rcd or by lp/lcp rcd := frame[0]	illegal instruction fault	illegal instruction fault
	s: rcd, core, root	only by store instructions	only by cpfc rcd or by load instructions	yes (access root object)	yes (access root object)

Special data registers


		read	write
d0	u: zero	yes: value 0	ignored
	s: zero	yes: value 0	ignored
d31	u: rix	only by sw frame[0] := rix	only by lw rix := frame[0]
	s: rix	only by sw instructions	only by lw instructions

Stack


allocate stack bumper (end of stack) (privileged)

stack bumper initially contains a null pointer to indicate that the stack is active (i.e. referred to by *frame*)

```
alcb frame := addr
```




Stack structure with two stack frames




frame allocate

```
alc frame := #x, #y
```



frame deallocate

```
dalc frame
```



Deactivate a stack: write frame to the bumper (privileged)

```
sw pb[0] := frame
```



Activate a stack: load the top frame pointer from the bumper, clear the pointer in the bumper (privileged)

```
lssp frame := pb[0]
```

Invariants

- at any given time, there is at most one active stack whose top end is referred to by *frame*
- if *frame* refers to a stack bumper, the corresponding stack is empty, i.e. *frame* may never refer to the bumper of a deactivated stack
- at any given time, if a stack bumper contains *null*, then *frame* points to the top frame of the corresponding stack (*frame* may also point to the top frame of an inactive stack)
- at any given time, the bumper of the stack referred to by *frame* (the active stack) contains *null* (frame may however refer to an inactive stack)
- not true: the active stack always contains a null pointer in its bumper, an inactive stack always contains a pointer to the top stack frame

Cache coherence challenges

- frame allocate has to remove the dirty tag in the data cache at the new attribute address (avoid dead dirty data overwrite attributes)
- frame deallocate has to remove the dirty tag from the corresponding attribute cache entry (avoid dead dirty attributes overwrite data)

Ordinary Stack Frames

- implicitly allocated by alc frame := ... in quarantine states QC and QU
- possible to store rix

Gate Stack Frames

- explicitly allocated by alcg frame := in any quarantine state
- possible to store rix and rcd

Terminal Stack Frames

- explicitly allocated by alct frame := in any quarantine state
- impossible to store rix and rcd

Library Stack Frames

- orthogonal to Terminal and Gate Frames
- implicitly allocated by alc/alct/alcg frame := ... in state QL

alct frame (rc = 0, ri = 0)	alc frame (rc = 0, ri = 1)	alcg frame (rc = 1, ri = 1)
$\pi + \delta \geq 0$; aperr otherwise	$(\pi + \delta \geq 0), \delta \geq 4$; aperr otherwise	$(\pi + \delta \geq 0), \pi \geq 1, \delta \geq 4$; aperr otherwise

Terminal subroutine (containing no intra/inter code object calls)


```
alct frame := #x, #y
...
dalc frame
rts
```

Standard subroutine (containing intra code object calls only)


```
alc frame := #x, #y
sw frame[0] := rix
...
lw rix := frame[0]
dalc frame
rts
```

Gate subroutine (containing inter code object calls or intra code object calls that contain inter code object calls)

```
alcg frame := #x, #y
sp frame[0] := rcd
sw frame[0] := rix
cpfc rcd
check
...
unchk <==== DEPRECATED
lw rix := frame[0]
lp rcd := frame[0]
dalc frame
rtlb
```



Code objects

Attribute encoding for code objects

 ξ size of public call area in number of words Ξ size of code object in words

P privilege level

- code objects are used for the kernel, kernel modules, libraries and application programs
- privileged code objects contain operating system code, user code objects contain application programs and libraries
- code objects are identified by $\pi[31] = 1$ and $\delta[31] = 1$
- privilege level encoded in lower two bits of the code object's δ attribute (00 = user, 11 = supervisor, 01/10 = reserved)
- there is one distinguished *core object* at physical address -8
 - contains the interrupt, fault and trap handlers; x_intv , x_faultv , x_trapv are indexes into the super code object
 - may exclusively execute the instruction *rte* (*sverr* otherwise)
 - deprecated: a pointer to the super code object is identical to the *null* pointer, may never be dereferenced
 - deprecated: may not call code in other code objects (!!!) (*rcd* would be *null*)
 - the attributes of the *core object* are implicit (x_core_xi , x_core_cxi) and never loaded from memory
 - deprecated: ξ of the super code object is 0, code in the super code object is never called by *jlib*
 - deprecated: code in the super code object is exclusively called by traps, faults, interrupts and reset
 - deprecated: consequently, the contents of first 8 bytes of the physical address space are „don't care“
- privileged instruction *ccp* creates a pointer to a code object
- code pointer not part of pointer register file (like pc is not part of the data register file)
- argument of *jmp*, *jsr* (and *rts*, *rtlb*): index into current code object
- *jlib px,index* to call subroutines in other code objects
 - *px* must be a code pointer different from a pointer to the current code object
 - *index* must refer to the first instruction of a subroutine within the public call area of a code object referred to by *px*
 - copies the return index to *rix*
 - only allowed in state RC (state assures that *code = rcd*)
- *rtlb* returns to calling code object
 - *rcd* must contain a return code pointer different from a pointer to the current code object
 - only allowed in state QL (state assures that the library stack frame has been deallocated)
- architecturally supported destruction (and relocation?) of code objects: garbage collector invalidates obsolete code pointers, detects references to the code object to be destroyed (converts them to *null* pointers) (or relocated?)
- index into code object, length of code object counted in words, not bytes
- user mode instruction *gcp px* to obtain a pointer to a context object associated with the current code object
- *bra*, *bcc*, *bsr*, *jsr* and *jmp* verify that the target code index is within the current code object, *tcioib* otherwise
- *jlib* verifies that the target code index is within the target code object, *tcioib* otherwise
- *jlib* verifies that the target code object is a code object different from the current code object and not *null*, *tcioil* otherwise
- *rts* and *rtlb* do not check *rix*, instruction after corresponding *bsr/jsr* or *jlib* will cause *endoc*

frame, rix and rcd protection (partially deprecated, especially unchk)

State encoding

		frame shape = rix shape?	frame color = rix color?	unchecked bit set?	invariant
RC	Regular Checked	yes	yes	no	rcd = code
RU	Regular Unchecked	yes	yes	yes	
QC	Quarantine Checked	yes	no	no	rcd = code
QU	Quarantine Unchecked	yes	no	yes	
QL	Quarantine Library	no	no	yes	

State transitions

	src	tgt	rix				frame		further conditions or actions
			unchecked ₃₁	shape ₃₀	color ₂₉	value _{28..0}	shape ₁	color ₀	
alc frame	QC QU QL	RC RU RU					keep keep toggle	toggle toggle toggle	allocate ordinary frame allocate ordinary frame allocate library entry frame
dalc frame	RC RU RU	QC QU QL					keep keep toggle	toggle toggle toggle	verify that frame is ordinary if frame is ordinary if frame is library entry
bsr/jsr	RC RU	QC QU	keep	keep	toggle	set			
rts	QC QU	RC RU	keep	keep	toggle	clear			verify that rix != 0
jlib	RC	QL	set	toggle	toggle	set			verify that target != code, null and that target is code object
rtlb	QL	RC	clear	toggle	toggle	clear			verify that rcd != code, null and that target is code object verify that rix != 0
unchk	RC	RU	set	keep	keep	keep			
check	RU	RC	clear	keep	keep	keep			verify that rcd = code
lw rix := frame[0]	RC RU	RC RU	<i>sterr</i> if bit changes	<i>panic</i> if bit changes	<i>panic</i> if bit changes	set, <i>rixeq</i> if value=0			verify that value != 0 and that no implicit state transition occurs

State privileges

		bsr/jsr	rts	jlib	rtlb	alc frame	dalc frame	check	unchk	access frame, query frame attributes	restore rcd
RC	Regular Checked	yes	no	yes	no	no	yes	no!	yes	yes	no
RU	Regular Unchecked	yes	no	no	no	no	yes	yes	no!	yes	yes
QC	Quarantine Checked	no	yes	no	no	yes	no	no	no	no	impossible
QU	Quarantine Unchecked	no	yes	no	no	yes	no	no	no	no	impossible
LQ	Library Quarantine	no	no	no	yes	yes	no	no	no	no	impossible

State modifying instructions


	read a	read b	read p	read pc_{α}	read q	write
bsr jsr	<i>rix (st)</i>	– target index			<i>frame (st)</i>	<i>rix (ri, st)</i>
rts	<i>rix (st)</i>	<i>rix (ri)</i>			<i>frame (st)</i>	<i>rix (ri, st)</i>
jlib px.ix jlib px,dz	<i>rix (st)</i>	– target index	target code	target code	<i>frame (st)</i>	<i>rix (ri, st)</i>
rtlb	<i>rix (st)</i>	<i>rix (ri)</i>	rcd	rcd	<i>frame (st)</i>	<i>rix (ri, st)</i>
check	<i>rix (st)</i>		rcd		<i>frame (st)</i>	<i>rix (st)</i>
unchk	<i>rix (st)</i>				<i>frame (st)</i>	<i>rix (st)</i>
alc frame	<i>rix (st)</i>		frame	frame		frame
dalc frame	<i>rix (st)</i>		frame	frame		frame

State aware instructions

	read a	read b	read p	read pc_{α}	read q	write
lw dy := frame[d] lp/lcp py := frame[d]		<i>rix (st)</i>	frame	frame		dy py
sw frame[d] := dy sp/scp frame[d] := py	dy –	<i>rix (st)</i>	frame	frame	– py	
query attributes		<i>rix (st)</i>	frame	frame		dy

Object Access

Example: Object with $\pi = 3$, $\delta = 15$



Words and half words are stored in big endian format. Example (pseudo code)

```
sw p4[0] := $0123ABCD
lw d4 := p4[0] ;d4 = $0123ABCD
lhu d4 := p4[0] ;d4 = $0000123
lhu d4 := p4[1] ;d4 = $0000ABCD
lbu d4 := p4[0] ;d4 = $00000001
lbu d4 := p4[1] ;d4 = $00000023
lbu d4 := p4[2] ;d4 = $000000AB
lbu d4 := p4[3] ;d4 = $000000CD
lhs d4 := p4[0] ;d4 = $00000123
lhs d4 := p4[1] ;d4 = $FFFFABCD
lbs d4 := p4[0] ;d4 = $00000001
lbs d4 := p4[1] ;d4 = $00000023
lbs d4 := p4[2] ;d4 = $FFFFFFAB
lbs d4 := p4[3] ;d4 = $FFFFFFCD
```

data area	
01	23ABCD

word access 0

half access 0 1

byte access 0 1 2 3

Fault priorities

1 Pointer related

1.1 *drfnu*: deref null

1.2 *drfid*: deref id; *wrptv*: write protection violation

2 Attribute related

2.0 *panic*: invalid frame attributes ($rc = 1$, $ri = 0$)

2.1 *drfui*, *drfcd*, *drfbp*, *sealv*: deref uninitialized, deref code, dref bumper, seal violation

2.2 *sterr*: state error

2.3 *ixooob*: index out of bounds

2.4 *fram0*: frame[0] access (see below)

rc	ri	sw frame[0] := dy lw dy:= frame[0]		sp/scp frame[0] := py lp/lcp py := frame[0]	
		dy = rix	dy != rix	py = rcd	py != rcd
0	0	fram0	ok	fram0	ok
0	1	ok	fram0	fram0	ok
1	1	ok	fram0	ok	fram0
1	0	panic (not used)			

Privileged instructions detailed

ctsr xy := dz, cfsr dz := xy, sync

no faults (except illegal)

load dy := mem[addr], store mem[addr] := dy

addr measured in bytes, **svrr** for misaligned operands or pointer access

pcce dz, px, rcce dz, flushic dy, flushdc dy, flushac dy, flushbc dy

no faults (except illegal)

ccp px := dz

loads attributes from memory; verifies that $\pi[31]$ and $\delta[31]$ are set, that $\pi[1..0]$ are cleared, that $\delta[0] = \delta[1]$, that *dz* is a multiple of 8 and that *dz* $\neq 0$, **svrr** otherwise

alcb px := dz

creates a frame square white pointer (initially, *rix* = 0, so state will be *QC*); writes attributes to memory (clears *uini*, *gc*, *lib*, *rc*, *ri*); verifies that *dz* is a multiple of eight and *dz* $\neq 0$, **svrr** otherwise

ciop px := dy, dz

creates an io pointer with device = *dy*, $\delta = dz$, **svrr** if device_{31..12} $\neq 0$

„register capability“ if $\delta < 2^{16}$, „memory capability“ if $\delta \geq 2^{16}$

svrr if $\delta = 0$ or $\delta_{31..28} \neq 0$ or $(\delta_{27..16} \neq 0 \text{ and } \delta_{11..0} \neq 0)$

qptr dy := px

returns raw pointer including tags; no faults

qpir dy := px, qdtr dy := px


returns raw attributes as physically stored in the registers; **no faults**

crop py := px, cidp py := px, rpr py := px, seal px, unsl px


see table below

		crop	cidp	rpr	seal	unsl
null	–	svrr				
ordinary	code	svrr				
	uini	svrr				
	sealed	rd only - sealed	id only - sealed	ordinary - sealed	ordinary - sealed	ordinary - unsealed
	unsealed	rd only - unsealed	id only - unsealed	ordinary - unsealed	ordinary - sealed	ordinary - unsealed
rd only	code/uini	svrr				
	sealed	rd only - sealed	id only - sealed	regular - sealed	rd only - sealed	rd only - unsealed
	unsealed	rd only - unsealed	id only - unsealed	regular - unsealed	rd only - sealed	rd only - unsealed
id only	code/uini	svrr				
	sealed	id only - sealed	id only - sealed	regular - sealed	id only - sealed	id only - unsealed
	unsealed	id only - unsealed	id only - unsealed	regular - unsealed	id only - sealed	id only - unsealed
io	–	svrr				
frame	uini	svrr				
	unsealed	svrr				

Exception handling (interrupts, faults, traps)



rte



sverr if

- not executed by the *core object*
- $x_exc_code_index \geq x_exc_code_cxi$
- $x_exc_code_pnt, x_exc_code_xi, x_exc_code_cxi$ do not describe a valid code object

Causes for supervisor errors (list still incomplete)

- *ccp*: argument is null or not a multiple of eight, invalid code attributes
- *alcb*: argument is null or not a multiple of eight
- *ciop*: device/ δ too large or $\delta = 0$
- *crop*, *cidp*, *rpr*, *seal*: inappropriate pointer or object
- physical memory access: misaligned address, access to pointer area
- *rte* executed in a code object other than the *core object*
- ...