- 1							
	funct7	rs2	rs1	funct3	rd	opcode	R-type
	imm[11:	0]	rs1	funct3	rd	opcode	I-type
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	imm[12 10:5]	rs2	rs1	funct3	rd	opcode	B-type
		imm[31:12]			rd	opcode	U-type
	im	m[20 10:1 11 1	9:12]		rd	opcode	J-type

Zbb: "Basic bit-manipulation" Extension

31						25	24				20	19		15	14		12	11		7	6						0	_
0	1	0	0	0	0	0			rs2	2			rs1		1	1	1		rd		0	1	1	0	0	1	1	ANDN
0	1	0	0	0	0	0			rs2	2			rs1		1	1	0		rd		0	1	1	0	0	1	1	ORN
0	1	0	0	0	0	0			rs2	2			rs1		1	0	0		rd		0	1	1	0	0	1	1	XNOR
0	1	1	0	0	0	0	0	0	0	0	0		rs1		0	0	1		rd		0	0	1	0	0	1	1	CLZ
0	1	1	0	0	0	0	0	0	0	0	1		rs1		0	0	1		rd		0	0	1	0	0	1	1	CTZ
0	1	1	0	0	0	0	0	0	0	1	0		rs1		0	0	1		rd		0	0	1	0	0	1	1	CPOP
0	0	0	0	1	0	1			rs2	2			rs1		1	1	0		rd		0	1	1	0	0	1	1	MAX
0	0	0	0	1	0	1			rs2	2			rs1		1	1	1		rd		0	1	1	0	0	1	1	MAXU
0	0	0	0	1	0	1			rs2	2			rs1		1	0	0		rd		0	1	1	0	0	1	1	MIN
0	0	0	0	1	0	1			rs2	2			rs1		1	0	1		rd		0	1	1	0	0	1	1	MINU
0	1	1	0	0	0	0	0	0	1	0	0		rs1		0	0	1		rd		0	0	1	0	0	1	1	SEXT.B
0	1	1	0	0	0	0	0	0	1	0	1		rs1		0	0	1		rd		0	0	1	0	0	1	1	SEXT.H
0	0	0	0	1	0	0	0	0	0	0	0		rs1		1	0	0		rd		Ø	1	1	0	0	1	1	ZEXT.H
0	1	1	0	0	0	0			rs2	2			rs1		0	0	1		rd		0	1	1	0	0	1	1	ROL
0	1	1	0	0	0	0			rs2	2			rs1		1	0	1		rd		0	1	1	0	0	1	1	ROR
0	1	1	0	0	0	0			shan	nt			rs1		1	0	1		rd		0	0	1	0	0	1	1	RORI
0	0	1	0	1	0	0	0	0	1	1	1		rs1		1	0	1		rd		0	0	1	0	0	1	1	ORC.B
0	1	1	0	1	0	0	1	1	0	0	0		rs1		1	0	1		rd		0	0	1	0	0	1	1	REV8

funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:	0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	rd	opcode	B-type
	imm[31:12]			rd	opcode	U-type
in	ım[20 10:1 11 1	9:12]		rd	opcode	J-type

Zri: "Load/Store indirect with Index" Extension

31						25	24 2	0 19	9	15	14		12	11	7	6						0	_
0	0	0	0	0	0	0	rs2		rs1		1	1	1	rd		0	0	0	0	0	1	1	LB.R
0	0	0	0	0	0	1	rs2		rs1		1	1	1	rd		0	0	0	0	0	1	1	LH.R
0	0	0	0	0	1	0	rs2		rs1		1	1	1	rd		0	0	0	0	0	1	1	LW.R
1	0	0	0	0	0	0	rs2		rs1		1	1	1	rd		0	0	0	0	0	1	1	LBU.R
1	0	0	0	0	0	1	rs2		rs1		1	1	1	rd		0	0	0	0	0	1	1	LHU.R
0	0	0	0	0	0	0	rs3		rs1		1	1	1	rs2		0	1	0	0	0	1	1	SB.R
0	0	0	0	0	0	1	rs3		rs1		1	1	1	rs2		0	1	0	0	0	1	1	SH.R
0	0	0	0	0	1	0	rs3		rs1		1	1	1	rs2		0	1	0	0	0	1	1	SW.R

1b rd, rs2(rs1)

lb rd, rs2(rs1)
lh rd, rs2(rs1)
lw rd, rs2(rs1)
lbu rd, rs2(rs1)
lhu rd, rs2(rs1)
sb rs2, rs3(rs1)
sh rs2, rs3(rs1)
sw rs2, rs3(rs1)

funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:	0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	rd	opcode	B-type
	imm[31:12]			rd	opcode	U-type
in	m[20 10:1 11 1	9:12]		rd	opcode	J-type

Zor: "Objective RISC" Extension

<u>Unprivileged:</u>

31			-			25	24				20	19		15	14		12	11	7	6						0	
0	0	0	0	0	0	0			rs2				rs1		0	0	0	rs3		0	0	0	1	0	1	1	SP.R
0	0	0	0	0	0	1			rs2				rs1		0	0	0	rd		0	0	0	1	0	1	1	LP.R
0	0	0	0	0	1	0	i	nde	ex[4	1:0]		frame		0	0	0	rs1		0	0	0	1	0	1	1	SV
0	0	0	0	0	1	1	i	.nde	ex[4	1:0]		frame		0	0	0	rd		0	0	0	1	0	1	1	RST
0	0	0	0	1	0	0		2	zer)			rs1		0	0	0	rd		0	0	0	1	0	1	1	QDTB
0	0	0	0	1	0	1		7	zer)			rs1		0	0	0	rd		0	0	0	1	0	1	1	QDTH
0	0	0	0	1	1	0		2	zer)			rs1		0	0	0	rd		0	0	0	1	0	1	1	QDTW
0	0	0	0	1	1	1		7	zer)			rs1		0	0	0	rd		0	0	0	1	0	1	1	QDTD
0	0	0	1	0	0	0		7	zer)			rs1		0	0	0	rd		0	0	0	1	0	1	1	QPI
0	0	0	1	0	0	1		2	zer)			zero		0	0	0	rd		0	0	0	1	0	1	1	GCP
0	0	0	1	1	0	0		7	zer)			frame		0	0	0	frame		0	0	0	1	0	1	1	POP
0	0	1	0	0	0	1		7	zer)			zero		0	0	0	zero		0	0	0	1	0	1	1	RTLIB
0	0	1	0	0	1	0		7	zer)			zero		0	0	0	zero		0	0	0	1	0	1	1	CPFC
0	0	1	0	0	1	1		2	zen)			zero		0	0	0	zero		0	0	0	1	0	1	1	CHECK
		imm	[11	:5]				rs2				rs1		0	0	1	imm[4:0]		0	0	0	1	0	1	1	SP
				ir	nm [:	11:	0]						rs1		0	1	0	rd		0	0	0	1	0	1	1	LP
				ir	nm [11:	0]						rs1		0	1	1	ra		0	0	0	1	0	1	1	JLIB
0	0	0	0	0	0	0			rs2				rs1		1	0	0	rd		0	0	0	1	0	1	1	ALC
		pi[11:0]							rs1		1	0	1	rd		0	0	0	1	0	1	1	ALCI.P				
		dt[11:0]								rs1		1	1	0	rd		0	0	0	1	0	1	1	ALCI.D			
		dt[6:0] 0 0 0 0					0		rd		1	1	1	pi[4:0]		0	0	0	1	0	1	1	ALCI				
		dt[6:0] 0 0 0 1							0		frame		1	1	1	pi[4:0]		0	0	0	1	0	1	1	PUSHG		
		dt	[6:	0]			0	0	0	1	1		frame		1	1	1	pi[4:0]		0	0	0	1	0	1	1	PUSH

Machine Mode:

31					26	25	24				20	19				15	14		12	11	7	6						0	_
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	rd		1	1	1	0	0	1	1	ALCB
1	1	1	1	1	1	1			rs2					rs1			0	0	0	rd		1	1	1	0	0	1	1	CIOP
1	1	1	1	1	1	0	1	0	0	0	0			rs1			0	0	0	rd		1	1	1	0	0	1	1	CCP
1	1	1	1	1	1	0	1	0	0	0	1			rs1			0	0	0	rd		1	1	1	0	0	1	1	RPR
1	1	1	1	1	1	0	1	0	1	0	0			rs1			0	0	0	rd		1	1	1	0	0	1	1	QPIR
1	1	1	1	1	1	0	1	0	1	0	1			rs1			0	0	0	rd		1	1	1	0	0	1	1	QDTR
1	1	1	1	1	1	0	1	0	1	1	0			rs1			0	0	0	rd		1	1	1	0	0	1	1	QPTR
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	rd		1	1	1	0	0	1	1	SEAL
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	rd		1	1	1	0	0	1	1	UNSL

Misc:

	1130.			
I	reg	alias	reg	alias
	x0	zero	x16	a6
	x1	ra rix	x17	a7
	x2	frame	x18	s2
	x3	rcd/ root/core	x19	s3
	x4	ctxt	x20	s4
	x5	t0	x21	s5
	хб	t1	x22	s6
	x7	t2	x23	s7
	x8	s0	x24	s8
	x9	s1	x25	s9
	x10	a0	x26	s10/bm
	x11	a1	x27	cnst
	x12	a2	x28	t3
	x13	a3	x29	t4
	x14	a4	x30	t5
	x15	a5	x31	t6

pseudo-instruction	implemented as
lcp rd, imm(rs1)	lp rd, imm(rs1)
	sp x0, imm(rs1)
lcp.r rd, imm(rs1)	lp.r rd, rs2(rs1)
	sp.r x0, rs2(rs1)
scp rs2, imm(rs1)	sp rs2, imm(rs1)
	addi rs2, x0,0
scp.r rs2, rs3(rs1)	sp.r rs2, rs3(rs1)
	addi rs2, x0,0
pusht pi,dt	alci frame, pi,dt

R R R R R R R R R R R I I S S S

R R R R R R R R

Implementation:


Instruction	rdst	rdat	rptr	raux	imm
sb/h/w	zero	ra.rix	rs1	rs2	imm
lb/bu/h/hu/w	rd		rs1	ra	imm
sp	zero	ra.rix	rs1	rs2	imm
lp	rd		rs1	ra	imm
sb/h/w.r	zero	rs3	rs1 (≠ frame)	rs2	
lb/bu/h/hu/w.r	rd	rs2	rs1 (≠ frame)		
sp.r	zero	rs3	rs1 (≠ frame)	rs2	
lp.r	rd	rs2	rs1 (≠ frame)		
SV	zero	ra.rix	frame	rs1	index
rst	rd	ra.rix	frame	bm	index
qdtx				·	
qpi					
gcp					
рор	frame	ra.rix	frame		
jlib	ra	frame	rs1	ra	imm
jal	rd	frame		ra	imm
jr	rd	frame	rs1	ra	imm
rtlib	ra	ra.rix	ra	frame	
alc	rd (≠ frame)	rs1	alc_params	rs2	
alci.p	rd (≠ frame)	rs1	alc_params		pi
alci.d	rd (≠ frame)	rs1	alc_params		dt
alci	rd	ra.rix	alc_params	frame	pi & dt
pushg	rd	ra.rix	alc_params	frame	pi & dt
push	rd	ra.rix	alc_params	frame	pi & dt
alcb					
ciop	rd	rs1		rs2	
rpr		•			
qpir					
qdtr					
qptr				·	
seal					
unsl					

	31	30	29	3	2	1	0
ra.rix	lib entry		rix(30:1)				color
frame			frame(31:3)		1	0	color
pi	uini		pi(30:2)			pnwber/gc	gc
dt	rc	ri	dt(29:0)				


instruction	condition	action
jlib	ra.rix(color) != frame(color)	set ra.rix(lib entry), toggle rix(color)
	target ptr != ra.rcd	
jal ra, or jr ra,	ra.rix(color) != frame(color)	clear ra.rix(lib entry), toggle rix(color)
pushx	ra.rix(color) = frame(color)	toggle frame(color)
pop	ra.rix(color) != frame(color)	toggle frame(color)
jr, 0(ra)	ra.rix(color) = frame(color)	toggle ra.rix(color)
		if ra.rix(lib entry) = 1 do cross code-object return
		else stay in this code-object

OBJECTS


Generic Header




Ordinary




Long




Executable



Immediate (Primitive)




Immediate (Pointer)



POINTERS & DATA

(in memory)




32 31 25 24 17 16 int(30:0) Small Data (w): Small Data (h): h1(14:0) h0(15:0) Small Data (b): b3 b2 b1 b0

Allocate immediate primitive if:

- sw and rs(30) ≠ rs(31)
- sh at h1 and rs(14) ≠ rs(15)
- sb at b3 and (rs(7) = 1 or rs < 0)

REGISTER FILE & PIPELINE

Architectural Registers (x0-x31, alc-params):



Tags:

 \boldsymbol{r} read access, \boldsymbol{w} write access, \boldsymbol{u} 0 when β = λ else 1, \boldsymbol{d} data only

Microarchitectural Registers:



funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:	0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	rd	opcode	B-type
	imm[31:12]	rd	opcode	U-type		
in	m[20 10:1 11 1	rd	opcode	J-type		

Zor: "Objective RISC" Extension 2

<u>Unprivileged:</u>

31						25	24				20	19	9	15	14		12	2 1	l1	7	6						0		
0	0	0	0	0	0	0		Z	ero)			rs1		0	0	0	Ī	rd		0	0	0	1	0	1	1	ALC	R
				si	ze[13	:2]						sp		0	1	0		rd		0	0	0	1	0	1	1	ALCI	I
0	0	0	0	0	0	0		Z	erc)			rs1		0	0	1		rd		0	0	0	1	0	1	1	ALC.D	R
				si	ze[13:	:2]						sp		0	1	1		rd		0	0	0	1	0	1	1	ALCI.D	I
0	0	0	0	0	0	0		Z	erc)			rs1		1	0	0		rd		0	0	0	1	0	1	1	QSZ	R
0	0	0	0	0	0	0		Z	ero)			rs1		1	0	1		rd		0	0	0	1	0	1	1	LEB	R
0	0	0	0	0	0	0		Z	ero)			rs1		1	1	0		zero		0	0	0	1	0	1	1	CLR	R
																												1	

Machine Mode:

31					26	25	24 20	19 1	.5 14		12	11	7	6						0	_	
0	1	1	1	1	1	1	rs2	rs1	0	0	0	r	d	1	1	1	0	0	1	1	DTP	R
1	0	1	1	1	1	1	zero	rs1	0	0	0	r	d	1	1	1	0	0	1	1	PTD	R
1	1	0	1	1	1	1	zero	rs1	0	0	0	r	d	1	1	1	0	0	1	1	ITD	R

Misc:

reg	alias	reg	alias
x0	zero	x16	a6
x1	ra	x17	a7
x2	sp	x18	s2
x3	gp (got)	x19	s3
x4	tp	x20	s4
x5	t0	x21	s5
х6	t1	x22	s6
x7	t2	x23	s7
x8	s0	x24	s8
x9	s1	x25	s9
x10	a0	x26	s10
x11	a1	x27	s11
x12	a2	x28	t3
x13	a3	x29	t4
x14	a4	x30	t5
x15	a5	x31	t6

pseudo-instruction	implemented as
push imm	alci sp, imm
рор	lw/d sp, 4(sp)

FRAME OPERATIONS


```
void routine0(){
    int a = 8;
        routine2(arr[0], arr[x]);
    routine1(..., int x, int* arr){
        return q+p;
        return q+p;
        routine1(..., 3, b);
        routine1(..., 3, b);
    }
}
```

We support 4 different ways to use the stack:


Standard	RISC-V ABI	Standard RISC-V A		e fp for parameters	split frame in private and public μ-frames
	past stack frame a sp and fp	access to the past stack allowed only via fp		ess to the past stack frame with explicit ptr (not sp)	access to the past stack frame only with explicit ptr (not sp)
sw ra sw s1 li t0 sw t0 li a7 sw a7 addi a7	, sp,-48 , 44(sp) , 40(sp) , 8 , 16(sp) , 3 , 4(sp) , sp,24	routine0: addi sp, sp,-48 sw ra, 44(sp) sw s0, 40(sp) addi s0, sp,48 sw s1, 36(sp) li t0, 8 sw t0, -32(s0)	a s s s	utine0: ddi sp, sp,-32 w ra, 28(sp) w s0, 24(sp) w s1, 20(sp) i t0, 8 w t0, 0(sp) lci s0, 8 i a7, 3	routine0: addi sp, sp,-16 sw ra, 12(sp) sw s0, 8(sp) alci s0, 20 sw s1, 4(sp) li t0, 8 sw t0, 0(sp) li a7, 3
	<mark>, 0(sp)</mark> , routine1	sw a7, 4(sp) addi a7, s0,-28 sw a7, 0(sp) jal ra, routine	a S	<pre>w a7, 4(s0) ddi a7, sp,4 w a7, 0(s0) al ra, routine1</pre>	sw a7, 4(s0) addi a7, s0,8 sw a7, 0(s0) jal ra, routine1
sw ra lw a1 lw a0 lw t0 add a1 lw a1 jal ra routine2:	, sp,-16 , 12(sp) , 16(sp) , 0(a1) , 20(sp) , a1,t0 , 0(a1) , routine2	routine1: addi sp, sp,-16 sw ra, 12(sp) sw s0, 8(sp) addi s0, sp,16 lw a1, 0(s0) lw a0, 0(a1) lw t0, 4(s0) add a1, a1,t0 lw a1, 0(a1) jal ra, routine	a s s s a a	utine1: ddi sp, sp,-16 w ra, 12(sp) w s0, 8(sp) ddi s0, sp,16 w a1, 0(s0) w a0, 0(a1) w t0, 4(s0) dd a1, a1,t0 w a1, 0(a1) a1 ra, routine2	routine1: addi sp, sp,-16 sw ra, 12(sp) lw a1, 0(s0) lw a0, 0(a1) lw t0, 4(s0) add a1, a1,t0 lw a1, 0(a1) jal ra, routine2 routine2: add a0, a0,a1
in int int int int	8b	routine2: add a0, a0, a1 ret sp> &b 3 int a int b[0] int b[1] int b[2] int b[3] s1 s0 ra	a	int a 0 int b[0] 4 int b[1] 16 s0 24 ra 28	sp. int a 0 s1 4 s0 8 ra 12 s0. 8b 0 4 int b[0] 8 int b[1] 12 int b[2] 16 int b[3] 20
sp•	0 4 8 12	sp	0 sp+ 4 8 12	0 4 5θ 8 ra 12	sp> 0 4 8 ra 12

CODE SEGMENTATION

Virtual Structure



Actual Structure



User Mode Instructions (Single Cycle)

Instruction	rd	rs1	rs2	cr	imm	Decision
lui	rd			-	imm	
auipc	rd			-	imm	
jal	rd		sp	•	imm	
bcc		rs1	rs2	-	imm	
arithi	rd	rs1		-	imm	
arith	rd	rs1	rs2	-		
lb/bu/h/hu/w	rd	rs1	got	•	imm	
sb/h/w						impossible as single-cycle
alc	rd	rs1	ар	-		
alci	rd	sp	ар	•	imm	
alc.d	rd	rs1	ар	-		
alci.d	rd	sp	ар	•	imm	(Frage: macht ein data-only frame eig. Sinn?)
qsz	rd	rs1		-		
clr	rs1	rs1		-	imm	
leb	rd	rs1		-		

User Mode Instructions (Multi Cycle)

Instruction	rd	rs1	rs2	cr	imm	Decision
jalr	rd	rs1		-	imm	
A jalr	rd	rs1	sp	•	imm	always
A lgt	got	rs1		-		always (instead of nop)
sb/h/w		rs1	rs2	-	imm	
a alci.d	rs1	rs2	ар	•	4	if rs2 is data and does not fit in word
b alci	rs1	rs2	ар	•	8	if rs2 is pointer with index ≠ 0
A/B sb/h/w	rs1	rs1	rs2	•	imm	always

Supervisor Mode Instructions:

Instruction	rd	rs1	rs2	cr	imm	Notes
sb/h/w.x		rs1	rs2	-	imm	"store raw", allows stores at any point in memory. Uses rs1 as base-ptr
lb/bu/h/hu/w.x	rd	rs1		-		"Load raw", same as store raw
dtp	rd	rs1		-		"data to pointer", creates a pointer from data
ptd	rd	rs1		-		"pointer to data", extracts base address of pointer as data
itd	rd	rs1		-		"index to data", extracts index of pointer as data
				·		

DOKUMENTATION: ELF-FILES

"Executable and Linkable Format"-Files bestehen mindestens aus einem Header, einer "Program Header Table" und einer "Section Header Table". Im Header werden Informationen über das ELF-File selbst gespeichert, wie z.B. die Prozessorarchitektur, für welche das Programm kompiliert wurde und die Positionen der PHT und der SHT in Relation zum File-Anfang. In einem Program Header werden Informationen gespeichert, die dem Betriebssystem angeben, wie viele und welche Arten von virtuellen Seiten für dieses Programm benötigt werden. In einem Section Header wird angegeben, in welche Einzelteile das Programm zerlegt wurde und ob noch mehr Informationen über das Programm im ELF-File zu finden sind (z.B. für relocatable Programme).

Daten

Statische Daten werden von einem Compiler über Assemblerdirektiven immer so in die .data bzw. .rodata Sektionen abgelegt, sodass sie in der Symboltabelle des ELF-Files immer als Objekt mit seiner Größe eindeutig erkennbar sind.

```
static char stringA[] = "hello world!";
                                                                static const char stringB[] = "hello world!";
         stringA, @object
.asciz "hello world!"
                                                                         stringB, @object
.asciz "hello world!"
stringA: .asciz
                                                               stringB: .asciz
          stringA, .-stringA
                                                                          stringB, .-stringB
Section Headers:
                                          0ffset
  [Nr] Name
                                                                EntSize
                                                                            Flags Link Info Align
                              Address
                                                     Size
  [ 5] .data
                   PROGBITS 00002010 000003b4 0000000d
                                                                00000000
                                                                             WA
                                                                                     0
       .rodata
                   PROGBITS 00002020 000003c4
                                                     00000000
                                                                00000000
                                                                              Α
                                                                                     0
                                                                                                4
//Symbol Table im erzeugten ELF-File
Symbol table '.symtab' contains 60 entries:
                                    Bind
   Num: Value
                     Size Type
                                                      Ndx Name
    49: 00000000
                       13 OBJECT LOCAL
                                          DEFAULT
                                                       5 stringA
    50: 00000000
                       13 OBJECT LOCAL
                                          DEFAULT
                                                       6 stringB
```

Ein Zugriff auf solche statischen Daten kann in executables und muss in relocatables über die Global Offset Table (GOT) stattfinden. Angenommen ein Programm läge an der physikalischen Adresse 0x0 und seine zugehörige GOT an der Adresse 0x1000 und am Offset 8 der GOT stünde die Adresse für das Symbol stringA, dann würde mit folgenden Assembly befehlen auf diesen Eintrag zugegriffen werden.

```
auipc t2, 0x1 # R_RISCV_GOT_HI20 (symbol), R_RISCV_RELAX
lw t2, 8(t2) # R_RISCV_PCREL_LO12_I (auipc), R_RISCV_RELAX
```

In einer executable können die Immediates für diese Befehlssequenz direkt befüllt werden, da der Abstand des Programms zur GOT schon beim Kompilieren des Programms bekannt ist. Bei einem relocatable Programm belässt der Compiler diese Immediates mit 0 und markiert die Befehle in der "Relocation Section" als unaufgelöst. Sowohl die GOT als auch die .data oder .rodata Sektionen können vom Betriebssystem beim Laden des Programms an beliebige Stellen im Speicher platziert werden. Sind alle Sektionen platziert, kann der Dynamische Linker anhand der Tags der Einträge in der Relocation Section herausfinden, wie er die Immediates für die aufzulösenden Symbole zu berechnen hat. R_RISCV_GOT_HI20 z.B. bedeutet, dass für diese Instruktion die obersten 20 Bits der Differenz aus Position der Instruktion und Position der GOT benötigt. Die Relax Tags sollen anzeigen, dass es je nach Positionierung möglich sein könnte, eine der beiden Instruktionen zu sparen falls z.B. Instruktion und GOT nah genug beieinander liegen.

Code

Bla bla Procedure Linkage Table