Change Log

	\mathcal{C}	\mathcal{C}	
	8.68	2024-02-07	-rix/rcd abstraction: no more <i>aperr</i> if frame attributes are too small $-$ added panic case: $alc/alcg/alct/dalc$ frame if frame = null or frame does not refer to a frame $-$ system registers now consistently prefixed with x ($ctsr$ $xx = dz$, $ctsr$ $dx = xz$)
		2024-02-02	 - flshic renamed to clric, flshbc renamed to clrbc - added clric, clrbc, flshdc, flshac without arguments to invalidate/flush entire cache - clr and flsh instructions with cache line argument still available, but deprecated - ccc renamed to clrcc - reg0/alu08 and reg0/lsu09 renamed to reg0/sys08 and reg0/sys09, re-encoded
		2023-12-05	- the return of <i>alcb</i> : <i>cbp</i> re-replaced by <i>alcb</i> (no more need for single line flush or force load)
	8.67	2023-04-18	- clarified description of <i>qdth</i> , <i>qtdw</i> , <i>qdtd</i>
		2023-03-23	- added "trace mode state"-bit in x status
			– name of all system registers now consistently start with x (instead of s)
		2023-03-17	 added x_break_count register (gc coprocessor interface temorarily removed)
I	8.66	2023-02-06	 trace mode and breakpoints added system registers reorganized pcce now accepts null
	8.65	2023-01-27	 syntax of rindex/rcode abstraction instructions changed to rst rix, sv rix, rst rcd, sv rcd rindex renamed to rix, rcode renamed to rcd new register aliases that mirror the calling convention
		2022-12-28	- added <i>rstrix</i> , <i>svrix</i> , <i>rstrcd</i> , <i>svrcd</i> to save/restore rix/rcd to/from frame - hidden fields for rix and rcd if ri/rc are set, do not contribute to π/δ (!) - $\pi_{\rm eff} = \pi + rc$, $\delta_{\rm eff} = \delta + 4ri$
		2022-12-27	 first draft for 64 Bit extension, div extension (many instructions re-encoded) first draft for compressed instructions muliu, mulis removed (not yet)
	8.64	2022-12-20	– new stack alias instructions
		2022-12-xx	– alcb replaced by cbp
		2022-11-11	 new: "pointer move" instructions lcp (load and clear pointer) and scp (store and clear pointer) removed instructions lssp and lssb (lssp replaced by lcp, atomic instructions postponed ("todo"))
		2022-11-02	 - super code object renamed to core object (pointer register alias core for p31) - super object renamed to root object (pointer register alias root for p31).
		2022-09-19	 new: pointer to super code object now encoded as FFFFFFF8 = -8 (instead of 0) therefore: super code object can now call routines in other code objects therefore: super code object can now be called by <i>jlib</i> (to eventually replace <i>trap</i>) attributes of super code object held in system registers <i>s_super_code_xi</i>, <i>s_super_code_cxi</i> attributes of super code object never stored in memory or loaded from memory <i>jlib super,ix</i> used to call routines in the super code object, <i>super</i> encoded as <i>p31 = rcode</i> 0 < <i>ix</i> < <i>s_super_code_xi</i> (<i>ix</i> = 0 illegal, reserved for reset) word at physical address 0 contains branch instruction to reset/initialization routine <i>jlib super,dy</i> illegal
		2022-08-18	 removed <i>super</i> from the pointer register file, pointer/attributes of <i>super</i> now in system registers super object accessed by dereferencing <i>p31</i> = <i>rcode</i> (privileged) super object managed manually, not allocated by <i>alc</i>, not moved by gc (only scanned) pointer to super object exclusively stored in <i>s_super</i> = <i>s15</i> attributes of super object exclusively stored in <i>s_super_pi/s_super_delta</i> = <i>s16/s17</i> pointer to super object will never appear in a pointer register, will never be stored in objects pointer to super object will never be loaded from memory, attributes in memory are don't care
	8.63	2022-01-17	 instructions completely re-encoded, format now determined by leading bits (big endian!) merged slt and mult groups nop instruction add d0,d0,d0 now encoded as 00000000 wider displacements for bra, bsr wider pi and delta fields for alc instructions scale factor re-added trap immediate now 10 bits removed instructions: abs, ror, rol, lssh, lssw, lssp, unchk (!)
	0.72	2020 02 05	- added instructions: <i>exthu</i>
	8.62	2020-02-07	– scale factor removed


8.61	2020-01-24	- changed instruction encoding, omitted some instructrions (RISC-V inspired)
8 60	2020-01-21	 extended conditional branches to include compare (RISC-V inspired)

Discussion, Todos

- one word compressed frame attributes?
- root object only accessible from core?
- atomic instructions

1 Memory model

1.1 User view



The architecture's memory model is object-based: While traditional architectures use addresses to access memory, Objective-RISC identifies a memory location by providing a pointer to an object and an index into that object.

In Objective-RISC, all resources used by programs are represented as objects: Objects are used for instances of structs or records in traditional programming languages as well as for objects in object-oriented languages. Objects are used for arrays, lists and maps. Special stack frame objects are piled on top of each other to form the program stack. Code objects contain the program code, and IO objects provide access to peripherals.

Ordinary objects for program data are created by an allocate instruction that creates an object in the heap area, initializes the created object (with null pointers and zeroes), and writes a pointer to the object to a pointer register. There is no instruction for the deletion of objects. The architecture relies on garbage collection to reclaim memory used by objects that are no longer used. The architecture ensures the integrity of objects and pointers and restricts the set of operations on pointers: Pointers can be stored in objects, loaded from objects, copied in between pointer registers, they can be compared to see whether they refer to the same object, and they can be dereferenced to access the object they refer to. It is not possible to forge pointers, overwrite pointers by non-pointer data or to perform arithmetic operations on pointers.

The program stack consists of special frame objects that are created by a special frame allocate instruction in a memory area designated as the stack area. The top frame object is referred to by a special pointer register called *frame*. The architecture ensures that a subroutine exclusively accesses its own frame object, i.e. the frame object created after entering that subroutine. As a consequence, stack frames cannot be used for parameter passing. A subroutine manually deallocates its frame object before returning to its caller. For this purpose, the architecture provides a deallocate instruction that can exclusively be used on the top frame object. To prevent dangling references, the architecture protects *frame* and ensures that the frame pointer it is never read or copied. There is only one pointer that refers to a frame object, and that pointer is held by *frame*. Pointers to frame objects are never stored in objects, and pointers to frame objects beneath the top frame do not exist.

Program code is organized in code objects. Code objects are used for application programs and for libraries (or frameworks) and typically contain many subroutines. They exclusively contain program code, they do not contain embedded data and, in particular, they do not contain pointers. It is not possible to access code objects by load or store instructions. Code objects are managed by the operating system in a memory area referred to as the code area.

The *code* register holds a pointer to the current code object, and the *code index* register refers to the instruction within the current code object that is to be executed next. In a manner of speaking, the pair of the *code* (pointer) register and the *code index* (data) register corresponds to the program counter register (PC) found in traditional architectures. The *code* and *code index registers* are not part of the standard pointer and data register files (as the PC register is not part of the standard register file in most traditional architectures).

A standard subroutine call, also referred to as an intra code object call, may jump to any index within the current code object. The call instruction saves the code index of the instruction immediately following the call instruction to the *rix* register (return index). A return instruction then uses the value in *rix* to leave the subroutine and to return to the caller.

A code object may call code in other code objects, referred to as library code objects. For this purpose, the application program needs a pointer to the corresponding library. It is not possible to call a subroutine in a library without a pointer to that library. To call a subroutine in a code object other than the current code object, the architecture provides a library call instruction (more precisely: a library entry call instruction), also referred to as an inter code object call. Library entry calls must not only save the code index to *rix* (like an intra code object call), but also the pointer to the current code object. The *rcd* register (return code) is provided for that purpose. A library return instruction (more precisely: a library exit instruction) then uses the values in *rcd* and *rix* to return to the caller.


1.2 Supervisor view

1.2.1 The core object

The *core object* is a code object that contains the bootstrap code and exception handlers for faults, interrupts and traps. In contrast to ordinary code objects, its attributes are not stored in memory, but are held in system registers. This way, the processor does not need to access memory (or the attribute cache) when it switches to the *core object* to initiate exception handling.

The *core object* is located at the beginning of the physical address space, but it does not start at memory address 0. If it did, pointers to the *core object* could not be distinguished from the *null* pointer and it would not be possible for the *core object* to call code in other code objects because the return code object pointer would be *null*. Similarly, it would not be possible to call the *core object* from other code objects since the target code object pointer would be *null*. Therefore, the *core object* starts at address -8 = FFFFFFFF8.

Like any other code object, the *core object* has a public area whose size is described by its ξ attribute. In contrast to other code objects, however, index 0 may not be called as it is reserved for a branch instruction to the bootstrap code. Also in contrast to other code objects, a caller does not require a pointer to the *core object* to call a routine in the *core object*.



1.2.2 The root object

The *root object* is used by the *core object* (and other privileged code objects). It can only be accessed in supervisor mode. In a manner of speaking, the *root object* acts as the context object for the *core object*.

The root object is manually allocated by supervisor code apart from the heap area, it is not created by an allocate instruction. The supervisor determines the location and size of the root object by configuring the corresponding system registers x_root , x_root_pi and x_root_delta . Supervisor code accesses the root object by dereferencing p31. However, it is not possible to read the pointer to the root object by reading p31, and it is not possible to overwrite the pointer to the root object by writing to p31. The starting address of the root object is exclusively held in x_root . Apart from that, there are no pointers to the root object, i.e. pointers to the root object may never appear in a pointer register or in memory.


The root set for a garbage collector consists of the *root object* and the pointer register file. The garbage collector will scan the *root object* for pointers and will update them accordingly, but it will never move the *root object*.

1.2.3 The stack bumper object

Objective-RISC supports multiple stacks, but only one stack can be active at any given time. The top frame object of the active stack is always referred to by pointer register p30 = frame.

If an active stack is empty, *frame* will point to the stack's *stack bumper object*. A *stack bumper object* has the size to acommodate a single pointer, and the value of that pointer is *null* if the corresponding stack is currently active. The *stack bumper* of an inactive stack always contains a pointer to the top frame object.


Stack bumper objects are created by a privileged allocate bumper instruction that takes the physical memory address of the stack bumper object to be created and returns a pointer to that stack bumper object in frame.



1.2.4 Stack management


1.3 Objects and Pointers

1.3.1 Object kinds



Unsealed objects and frame objects can be uninitialized (more precisely: incompletely initialized) if their initialization is suspended by an interrupt. Pointers to uninitialized objects are exclusively managed by the supervisor and may never become visible in user mode.

1.3.2 Pointer kinds




Only for ordinary objects (sealed or unsealed)

2 Register model

2.1 Register model in user mode



2.2 Register model in supervisor mode



	System registers	
x0	x version	
x1	x status	System state and configuration
x2	x options	
x3	x_core_xi	Core attributes
x4	x_core_cxi	Core attributes
x5	x_root	
х6	x_root_pi	Root object
x7	x_root_delta	
x8	x_exc_code_pnt	
x9	x_exc_code_xi	
x10	x_exc_code_cxi	
x11	x_exc_code_index	Exception state
x12	x_exc_status	
x13	x_exc_alc_state	
x14	x_exc_no	
x15	x_frame_lim	Stack
x16	x_intv	
x17	x_faultv	Exception vectors
x18	(x_trapv)	Exception vectors
x19	x_tracev	
x20	x_break_code	
x21	x_break_index	Breakpoint
x22	x_break_count	
x23		
x24	x_fspc_start	
x25	x_fspc_end	
x26	x_tspc_start	Heap configuration
x27	x_tspc_end	ricap configuration
x28	x_alc_addr	
x29	x_alc_lim	
x30		
x31		

System register details

	x status	x options
0	interrupt enable	local branch target cache enable
1	trace mode enable	local return stack enable
2	trace mode state	global branch target cache enable
3		global return stack enable
4		conditional branch prediction enable
5		
6		
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		

2.3 Register aliases and calling convention

	Pointer registers		Data registers
p0	null	d0	zero
pl	h5	dl	t5
p2	h6	d2	t6
p3	b3	d3	a3
p4	b4	d4	a4
p5	b5	d5	a5
p6	b6	d6	a6
p7	b7	d7	a7
p8	q0	d8	s0
p9	q1	d9	s1
p10	b0	d10	a0
p11	b1	d11	a1
p12	b2	d12	a2
p13	h0	d13	t0
p14	h1	d14	t1
p15	h2	d15	t2
p16	h3	d16	t3
p17	h4	d17	t4
p18	q2	d18	s2
p19	q3	d19	s3
p20	q4	d20	s4
p21	q5	d21	s5
p22	q6	d22	s6
p23	q7	d23	s7
p24	q8	d24	s8
p25	q9	d25	s9
p26	q10	d26	s10
p27	q11	d27	s11
p28	cnst	d28	s12
p29	ctxt	d29	s13
p30	frame	d30	s14
p31	rcd/core	d31	rix
PC	code]	code index

8 argument registers a0 - a7; b0 - b7

7 temporary registers t0 - t6; h0 - h6

16 saved registers s0 - s14, rix; q0 - q11, cnst, ctxt, frame, rcd

2.4 Pointer register *p31*

Objective-RISC uses p31 for three different physical registers that refer to three different objects: The *return code* object, the *core* object and the *root* object. Correspondingly, there are three symbolic aliases for register p31, namely rcd, core and root. The physical register p31 along with its attributes is used for rcd. The pointer to the *core* object is a constant, the *core* object's attributes are held in the system registers x_core_xi and x_core_cxi . The pointer to the *root* object and the attributes of the *root* object are held in the system registers x_root , x_root_pi and x_root_delta .

rcd	red	π (red)	δ(rcd)
core	-8	x_core_xi	x_core_cxi
root	x_root	x_root_pi	x_root_delta

It is always clear from the context which of the three physical registers is actually meant by p31. As a general rule, rcd is used whenever p31 is read or written, root is used whenever p31 is dereferenced, and core is used if p31 is used as the target code object of a jlib instruction. The following table shows all instructions whose pointer operand (or operands) may be p31, and which of the three physical registers is used in each case (unprivileged instructions are printed in bold).

, , , , , , , , , , , , , , , , , , ,				
Instruction	px = p31 refers to	py = p31 refers to		
cpp py = px	rcd	rcd		
ccp px = dy	rcd			
cpfc rcd	rcd			
check rcd	rcd			
<pre>lbu/s dy = px[ix12] lhu/s dy = px[ix12] lw</pre>	root	rcd rcd		
sb px[ix12] = dy sh px[ix12] = dy sw px[ix12] = dy sp px[ix12] = py scp px[ix12] = py	root	rcd rcd		
lbu/s dy = px[dz*s3+ud4] lhu/s dy = px[dz*s3+ud4] lw dy = px[dz*s3+ud4] lp py = px[dz*s3+ud4] lcp py = px[dz*s3+ud4]	root	rcd rcd		
sb px[dz*s3+ud4] = dy sh px[dz*s3+ud4] = dy sw px[dz*s3+ud4] = dy sp px[dz*s3+ud4] = py scp px[dz*s3+ud4] = py	root	rcd rcd		
<pre>qpi</pre>	root			
jlib px,ix20	core			
rtlb	rcd			

3 Instruction set

3.1 Overview

3.1.1 Unprivileged instructions (user mode)

3.1.1	Onprivileged instru	ictions (user mode)		
addi subi	- '	add $dx = dy, dz$ sub $dx = dy, dz$	Add Subtract	
andi	dx = dy, ui12	and dx = dy,dz	And	
andni	dx = dy, ui12	and $dx = dy, dz$	And not	
ori xori	dx = dy,ui12 dx = dy,ui12	or $dx = dy, dz$ xor $dx = dy, dz$	Or Xor	
	dx = dy/u112 $dx = dy/u112$	sltu dx = dy,dz	Set if less than unsigned	
	dx = dy, si12	slts $dx = dy, dz$	Set if less than signed	
	dx = dy,ui12 dx = dy,si12	mul dx = dy,dz mulhu dx = dy,dz mulhs dx = dy,dz	Multiply unsigned Multiply signed Multiply Multiply higher unsigned Multiply higher signed Multiply higher signed	Data processing instructions (ALU)
srli	dx = dy, ui5	mulhsu dx = dy,dz srl dx = dy,dz	Multiply higher signed unsigned Shift right logical	
srai	dx = dy, ui5 $dx = dy, ui5$ $dx = dy, ui5$	$\begin{array}{ccc} sr1 & dx = dy, dz \\ sra & dx = dy, dz \\ sl1 & dx = dy, dz \end{array}$	Shift right arithmetic Shift left logical	
		exthu dx = dz	Extend half word unsigned	
		extbs dx = dz	Extend byte signed	
		exths dx = dz	Extend half word signed	
		not dx = dz	Not	
1,	dw = 1 20	clz dx = dz	Count leading zeros	
lui alc	$dx = ui20$ $px = dy, \delta 15$	alc px = dy,dz	Load upper immediate Allocate object	
alc alc alc alct alct	$px = \pi 15, dz$ $px = \pi 9, \delta 11$ $frame = \pi 9, \delta 11$	arc px - dy,dz	Allocate object Allocate object Allocate stack frame Allocate terminal stack frame Allocate gate stack frame	Pointer generating instructions
arcg	Traine = n3/011	dalc frame	Deallocate stack frame	(PGU)
		cpp py = px	Copy pointer	
		gcp px	Get context pointer	
		cpfc rcd	Copy the code pointer to rcd	
	dy = px[ix12] dy = px[ix12] dy = px[ix12] py = px[ix12] py = px[ix12]	lbu/s dy = px[dz*s3+ud4] lhu/s dy = px[dz*s3+ud4] lw dy = px[dz*s3+ud4] lp py = px[dz*s3+ud4] lcp py = px[dz*s3+ud4]	Load byte unsiged/signed Load half word unsigned/signed Load word Load pointer Load and clear pointer	
sb sh sw sp scp	px[ix12] = dy px[ix12] = dy px[ix12] = dy px[ix12] = py px[ix12] = py px[ix12] = py	sb px[dz*s3+ud4] = dy sh px[dz*s3+ud4] = dy sw px[dz*s3+ud4] = dy sp px[dz*s3+ud4] = py scp px[dz*s3+ud4] = py	Store byte Store half word Store word Store pointer Store and clear pointer	Load and store instructions (LSU)
rst rst	rix rcd		Restore return index Restore return code pointer	
sv	rix		Save return index	
sv	rcd	qpi dy = px qdtb dy = px qdth dy = px qdtw dy = px qdtw dy = px qdtd dy = px	Save return code pointer	Attribute instructions (ATU)
		nchk px	Null check	
beqp bnep beq bne bgeu bges bltu blts	px,py,sd12 px,py,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12		Branch if pointers are equal Branch if pointers are not equal Branch if equal Branch if not equal Branch if greater or equal unsigned Branch if greater or equal signed Branch if less than unsigned Branch if less than unsigned	
bra	sd25	jmp dy	Branch/jump unconditionally	Branch instructions (BPU)
bsr	sd25	jsr dy rts	Branch/jump to subroutine Return from subroutine	
jlib	рж,іж20	jlib px,dy rtlb	Jump to library entry routine Return from library entry routine	
		check rcd	Check rcd	
trap	ui10		System call	

3.1.2 Privileged instructions (supervisor mode)

ctsr cfsr	xx = dz dx = xz	Copy to system register Copy from system register	ALU
crop cidp rpr	py = px py = px py = px	Create read only pointer Create id only pointer Restore pointer rights	
seal unsl	px px	Seal object Unseal object	PGU
alcb	frame = dy	Allocate stack bumper	
ciop ccp	px = dy, dz px = dy	Create io pointer Create code pointer	
flshic flshdc flshac flshbc	dz dz	Flush instruction cache line Flush data cache line Flush attribute cache line Flush branch target cache line	LSU
pcce rcce ccc	dz,px dz	Put context cache entry Remove context cache entry Clear context cache	
qpir qdtr qptr	dy = px dy = px dy = px	Query $raw \pi$ attribute Query $raw \delta$ attribute Query raw pointer	ATU
sync rte		Sync Return from exception	BPU

3.1.3 Privileged versions of otherwise unprivileged instructions (see opcode map notes 1-6)

1	y = r	lp lcp sw sp	rix = px[ix12] rcd = px[ix12] rcd = px[ix12] px[ix12] = rix px[ix12] = rcd px[ix12] = rcd	manage rix, rcd
2	y = r	lp lcp sw sp	rix = px[dz*s3+ud4] rcd = px[dz*s3+ud4] rcd = px[dz*s3+ud4] px[dz*s3+ud4] = rix px[dz*s3+ud4] = rcd px[dz*s3+ud4] = rcd	manage rix, rcd
3	y = f	lcp sp	frame = px[0] frame = px[0] px[0] = frame px[0] = frame	load or store <i>frame</i> from or to a stack bumper, illegal if not $(x \neq f \text{ and } ix12 = 0)$
4	x = 0	lw sb sh sw lbu/s	dy = null[ix12] dy = null[ix12] dy = null[ix12] null[ix12] = dy null[ix12] = dy null[ix12] = dy dy = null[dz*s3+ud4] dy = null[dz*s3+ud4] dy = null[dz*s3+ud4] null[dz*s3+ud4] = dy null[dz*s3+ud4] = dy null[dz*s3+ud4] = dy null[dz*s3+ud4] = dy	<pre>px = null access to physical memory (linear address space of bytes) no attributes skipped in address calculation index expression not implicitly scaled unaligned memory access raises sverr fault</pre>
5	x = r	lhu/s lw lp lcp sb sh sw sp scp	<pre>dy = root[ix12] dy = root[ix12] dy = root[ix12] py = root[ix12] py = root[ix12] root[ix12] = dy root[ix12] = dy root[ix12] = py dy = root[ix12] = py dy = root[dz*s3+ud4] dy = root[dz*s3+ud4] py = root[dz*s3+ud4] py = root[dz*s3+ud4] root[dz*s3+ud4] = dy root[dz*s3+ud4] = py root[dz*s3+ud4] = py</pre>	px = root (p31) access to root object
6	x = r $y = r$	cpp	py = rcd rcd = px	manage rcd

3.1.4 Pseudo instructions and aliases

Decode instruction/slice	Incolore and de-
Pseudo instruction/alias	Implemented as
nop	add d0 = d0,d0
cp $dx = dy$	add dx = dy, d0
li dx = ui12	add $dx = d0,ui12$
lni dx = ui12	sub dx = d0,ui12
clr dx	add $dx = d0, d0$
inc dx	addi dx = dx,1
dec dx	subi $dx = dx, 1$
extbu dx = dy	andi $dx = dy, 255$
neg dx = dy	sub dx = d0, dy
qdt dy = px	qdtb dy = px
	nck
push ui9,ui9	alc frame := ui9,ui11
pushg ui9,ui9	alcg frame := ui9,ui11
pusht ui9,ui9	alct frame := ui9,ui11
pop	dalc frame
sv dx,ui12	sw frame[ui12] := dx
sv px,ui12	sp frame[ui12] := px
rst dx,ui12	lw dx := frame[ui12]
rst px,ui12	lp px := frame[ui12]
• /	
	rand versions
mulhus dx = dy,dz	mulhsu dx = dz,dy
bgts dy,dz,sd12	blts dz,dy,sd12
bles dy,dz,sd12	bges dz,dy,sd12
bgtu dy,dz,sd12	bltu dz,dy,sd12
bleu dy,dz,sd12	bgeu dz, dy, sd12
two-addre	ss versions
addi dx = ui12	addi $dx = dx, ui12$
subi dx = ui12	subi dx = dx,ui12
andi dx = ui12	andi $dx = dx, ui12$
andni dx = ui12	andni $dx = dx, ui12$
ori dx = ui12	ori $dx = dx, ui12$
xori dx = ui12	xori dx = dx,ui12
muliu dx = ui12	muliu dx = dx,ui12
mulis dx = si12	mulis $dx = dx, si12$
srli dx = ui5	srli dx = dx, ui5
srai dx = ui5	srai dx = dx, ui5
slli dx = ui5	slli dx = dx,ui5
add dx = dz	add $dx = dx, dz$
sub dx = dz	sub dx = dx, dz
and $dx = dz$	and $dx = dx, dz$
and $dx = dz$	and $dx = dx, dz$
or $dx = dz$	or $dx = dx, dz$
xor dx = dz	xor $dx = dx, dz$
mul dx = dz	mul dx = dx, dz
srl dx = dz	srl dx = dx, dz
sra dx = dz	sra dx = dx, dz
sll dx = dz	sll dx = dx, dz
unary	versions
seq dx = dy	sltiu dx = dy,1
sne dx = dy	sltu $dx = d0, dy$
slt dx = dy	_
	$ SITS \alpha x = \alpha y \cdot \alpha u$
<u> </u>	slts $dx = dy, d0$ slts $dx = d0, dy$
sgt dx = dy	slts dx = d0,dy
sgt dx = dy beqp px,sd12	slts dx = d0,dy beqp px,p0,sd12
sgt dx = dy beqp px,sd12 bnep px,sd12	slts dx = d0,dy beqp px,p0,sd12 bnep px,p0,sd12
sgt dx = dy beqp px,sd12 bnep px,sd12 beq dx,sd12	slts dx = d0,dy beqp px,p0,sd12 bnep px,p0,sd12 beq dx,d0,sd12
sgt dx = dy beqp px,sd12 bnep px,sd12 beq dx,sd12 bne dx,sd12	slts dx = d0,dy beqp px,p0,sd12 bnep px,p0,sd12 beq dx,d0,sd12 bne dx,d0,sd12
sgt dx = dy beqp px,sd12 bnep px,sd12 beq dx,sd12 bne dx,sd12 ble dx,sd12	slts dx = d0,dy beqp px,p0,sd12 bnep px,p0,sd12 beq dx,d0,sd12 bne dx,d0,sd12 bges d0,dx,sd12
sgt dx = dy beqp px,sd12 bnep px,sd12 beq dx,sd12 bne dx,sd12 ble dx,sd12 bge dx,sd12	slts dx = d0,dy beqp px,p0,sd12 bnep px,p0,sd12 beq dx,d0,sd12 bne dx,d0,sd12 bges d0,dx,sd12 bges dx,d0,sd12 bges dx,d0,sd12
sgt dx = dy beqp px,sd12 bnep px,sd12 beq dx,sd12 bne dx,sd12 ble dx,sd12	slts dx = d0,dy beqp px,p0,sd12 bnep px,p0,sd12 beq dx,d0,sd12 bne dx,d0,sd12 bges d0,dx,sd12

optional p-suffix: cpp, beqp, bnep

optional i-suffix: addi, subi, andi, andni, ori, xori, srli, srai, slli, sltiu, sltis, muliu, mulis optional s-suffix: extbs, exths, slts, sltis, mulis, mulhs, lbs, lhs, bges, blts, (bgts, bles)

3.2 Instruction set details

3.2.1 Data processing instructions (ALU)

Instruction	add subi	<pre>dx = dy,ui12 dx = dy,dz dx = dy,ui12 dx = dy,dz</pre>	Add immediate Add Subtract immediate Subtract	dx = dy + ui12 $dx = dy + dz$ $dx = dy - ui12$ $dx = dy - dz$
Description	Add the zero-extended immediate $ui12$ to the value in dy and store the result in dx . Add dz to the value in dy and store the result in dx . Subtract the zero-extended immediate $ui12$ from the value in dy and store the result in dx . Subtract dz from the value in dy and store the result in dx .			
Remarks	Carry and overflow are ignored.			

		A Division Line LANDS	1 1 0 :12
	andi $dx = dy, u$		dx = dy & ui12
	and $dx = dy, d$	Bitwise logical AND	dx = dy & dz
	andni dx = dy,u	L12 Bitwise logical AND NOT immediate	dx = dy & !ui12
Instruction	and $dx = dy, d$	Bitwise logical AND NOT	dx = dy & !dz
mstruction	ori dx = dy,u	112 Bitwise logical OR immediate	$dx = dy \mid ui12$
	or $dx = dy, d$	Bitwise logical OR	$dx = dy \mid dz$
	xori dx = dy, u	Bitwise logical EXCLUSIVE OR immediate	$dx = dy \wedge ui12$
	xor dx = dy, d	Bitwise logical EXCLUSIVE OR	$dx = dy \wedge dz$
Description	Perform the respective bitwise logical operation with the zero-extended immediate $ui12$ and dy and store the result in dx . Perform the respective bitwise logical operation with dy and dz and store the result in dx .		

Instruction	sltiu dx = dy,ui12 sltu dx = dy,dz sltis dx = dy,si12 slts dx = dy,dz	Set it less than immediate unsigned Set it less than unsigned Set it less than immediate signed Set it less than signed	dx = 1 if $dy < ui12$ (unsigned), $dx = 0$ otherwise $dx = 1$ if $dy < dz$ (unsigned), $dx = 0$ otherwise $dx = 1$ if $dy < si12$ (signed), $dx = 0$ otherwise $dx = 1$ if $dy < dz$ (signed), $dx = 0$ otherwise
Description	Perform an unsigned compare and write 1 to dx if dy is less than the zero-extended immediate $ui12$, 0 otherwise. Perform an unsigned compare and write 1 to dx if dy is less than dz , 0 otherwise. Perform a signed compare and write 1 to dx if dy is less than the sign-extended immediate $si12$, 0 otherwise. Perform a signed compare and write 1 to dx if dy is less than dz , 0 otherwise.		

	muliu dx = dy,ui12	Multiply immediate unsigned	$dx = (dy * ui12)_{310}$
	mulis $dx = dy, si12$	Multiply immediate signed	$dx = (dy * si12)_{310}$
In atom ation	mul dx = dy, dz	Multiply	$dx = (dy * dz)_{310}$
Instruction	mulhu dx = dy, dz	Multiply higher unsigned	$dx = (dy_{\text{unsigned}} * dz_{\text{unsigned}})_{6332}$
	mulhs dx = dy, dz	Multiply higher signed	$dx = (dy_{\text{signed}} * dz_{\text{signed}})_{6332}$
	mulhsu dx = dy, dz	Multiply higher signed unsigned	$dx = (dy_{\text{signed}} * dz_{\text{unsigned}})_{6332}$
Description	Multiply dy with the zero-extended immediate $ui12$ and write the lower half of the product to dx . Multiply dy with the sign-extended immediate $si12$ and write the lower half of the product to dx . Multiply dy with dz and write the lower half of the product to dx . Multiply unsigned dy with unsigend dz and write the higher half of the product to dx . Multiply signed dy with signed dz and write the higher half of the product to dx . Multiply signed dy with unsigend dz and write the higher half of the product to dx .		

Instruction	srli dx = dy,ui5 srl dx = dy,dz srai dx = dy,ui5 sra dx = dy,dz slli dx = dy,ui5 sll dx = dy,dz	Shift right logical immediate Shift right logical Shift right arithmetic immediate Shift right arithmetic Shift left logical immediate Shift left logical immediate	$dx = dy \gg ui5$ (unsigned) $dx = dy \gg (dz \& 0x1F)$ (unsigned) $dx = dy \gg ui5$ (signed) $dx = dy \gg (dz \& 0x1F)$ (signed) $dx = dy \ll ui5$ $dx = dy \ll (dz \& 0x1F)$
Description	Shift dy right by $ui5$ positions, shift zeros into the upper bits, and write the result to dx . Shift dy right by $(dz \& 0x1F)$ positions, shift zeros into the upper bits, and write the result to dx . Shift dy right by $ui5$ positions, shift the original sign bit into the upper bits, and write the result to dx . Shift dy right by $(dz \& 0x1F)$ positions, shift the original sign bit into the upper bits, and write the result to dx . Shift dy left by $ui5$ positions, shift zeros into the lower bits, and write the result to dx . Shift dy left by $(dz \& 0x1F)$ positions, shift zeros into the lower bits, and write the result to dx .		
Remarks	Carry and overflow are ignored.		

Instruction	exthu dx extbs dx	= dz = dz	Extend half word unsigned Extend byte signed	dx = dz & 0xFFFF dx = dz & 0xFF if bit 7 of dy = 0,
	exths dx	= dz	Extend half word signed	$dx = dz \mid 0$ xFFFFF00 otherwise dx = dz & 0xFFFF if bit 15 of $dy = 0$, $dx = dz \mid 0$ xFFFF0000 otherwise
Description	Copy the lower half of dz (bits 150) to the lower half of dx , fill the higher half of dx with zeros. Copy the lowest byte in dz (bits 70) to the lowest byte of dx , fill the rest of dx with the sign of the lowest byte in dz (bit 7). Copy the lower half of dz (bits 150) to the lower half of dx , fill the higher half of dx with the sign of the lower half word in dz (bit 15).			
Remarks	The instruction $extbu\ dx = dz$ is provided as a pseudo instruction and implemented as and $dx = dz$,0xFF.			

Instruction	not dx = dz	Not	dx = !dz
Description	Perform a bitwise logical no	t operation with dz and store the result in dx .	

Instruction	clz dx = dz	Count leading zeros	dx = number of leading zeros in dy
Description	Count the number of lea	ading zeros in dz and write the result to dx ($dx =$	0 32).
Remarks	Used to speed up division in software.		

Instruction	lui dx = ui20	Load upper immediate	dx = ui20 << 12
Description	Shift $ui20$ left by 12 positions and write the result to dx (lower 12 bits of dx are all zero).		

3.2.2 Pointer instructions (PGU)

I

Instruction	alc px = dy, δ 15Allocate object with $\pi = dy$,alc px = π 15, dzAllocate object with $\pi = \pi$ 15alc px = π 9, δ 11Allocate object with $\pi = \pi$ 9,alc px = dy, dzAllocate object with $\pi = dy$,	$\delta = dz$ $\delta = \delta II$
Description	Allocate an ordinary object with π pointers and δ data bytes and return a pointer to the allocated object in px . The parameters for π and δ are unsigned, immediate values for π and δ are zero-extended.	
Faults	aperr if $\pi \ge 2^{29}$ or $\delta \ge 2^{31}$ hpovf if the allocated object would exceed alc_lim .	

Instruction	alc frame = $\pi 9$, $\delta 11$ Allocate stack frame object with $\pi = \pi 9$, $\delta = \delta II$	
Description	Allocate an ordinary stack frame object with π pointers and δ data bytes and return a pointer to the allocated object in <i>frame</i> . The immediate parameters for π and δ are unsigned and zero-extended.	
Precodition	any quarantine state $(QC, QL \text{ or } QU)$	
Postcondition	regular state RC or RU the allocated stack frame is tagged as a library entry stack frame if the instruction is executed in state QL	
Faults	panic if frame = null or if frame does not hold a frame pointer sterr if executed in a regular state aperr if \(\delta < 4\) storf if the allocated stack frame object would exceed frame_lim.	
Remarks	The frame contains a hidden field to save and restore <i>rix</i> .	

Instruction	alct frame = $\pi 9$, $\delta 11$ Allocate terminal stack frame with $\pi = \pi 9$, $\delta = \delta 11$
Description	Allocate a terminal stack frame object with π pointers and δ data bytes and return a pointer to the allocated object in <i>frame</i> . The immediate parameters for π and δ are unsigned and zero-extended.
Precodition	any quarantine state $(QC, QL \text{ or } QU)$
Postcondition	regular state RC or RU the allocated stack frame is tagged as a library entry stack frame if the instruction is executed in state QL
Faults	panic if frame = null or if frame does not hold a frame pointer sterr if executed in a regular state storf if the allocated stack frame object would exceed frame_lim.
Remarks	The frame does not contain hidden fields to save and restore rix and rcd.

Instruction	alog frame = $\pi 9$, $\delta 11$ Allocate gate stack frame with $\pi = \pi 9$, $\delta = \delta II$	
Description	Allocate a gate stack frame object with π pointers and δ data bytes and return a pointer to the allocated object in <i>frame</i> . The immediate parameters for π and δ are unsigned and zero-extended.	
Precodition	any quarantine state $(QC, QL \text{ or } QU)$	
Postcondition	regular state RC or RU the allocated stack frame is tagged as a library entry stack frame if the instruction is executed state QL	
Faults	panic if frame = null or if frame does not hold a frame pointer sterr if executed in a regular state aperr if \(\delta < 4\) or if \(\pi < -1\) storf if the allocated stack frame object would exceed frame_lim.	
Remarks	The frame contains hidden fields to save and restore <i>rix</i> and <i>rcd</i> .	

Instruction	dalc frame Deallocate stack frame	
Description	Deallocate the current stack frame referred to by <i>frame</i> .	
Precodition	regular state RC or RU	
Postcondition	quarantine state QC (coming from state RC) quarantine state QU (coming from state RU , deallocating a non library entry stack frame) quarantine state QL (coming from state RU , deallocating a library entry stack frame)	
Faults	panic if frame = null or if frame does not hold a frame pointer sterr if executed in a quarantine state	
Remarks	Stack underflow (i.e. the deallocation of a stack bumper) is prevented by the stack protection system.	

Instruction	cpp py = px	Copy pointer
Description	Copy the pointer stored in px to py	

Instruction	gcp px Get context pointer	
Description	Get the pointer to the context object associated with the current code object	
Faults	ccmiss if the requested pointer is not contained in the context cache	
Remarks	Required to store the state of library code objects. It is the task of the operation to keep a map of library code objects and their corresponding context objects and to manage the context cache.	

Instruction	cpfc rcd	Copy from code pointer to rcd
Description	copy the pointer to the current code object to rcd	
Remarks	Required in library objects before calling code in other library objects.	

3.2.3 Load and store instructions (LSU)

Instruction	rst rix	
Description	Load the return index from the current frame object.	
Precodition	regular state RC or RU	
	sterr if in a quarantine state fram0 if px refers to a terminal frame and $dy = rix$ fram0 if px refers to an ordinary or a gate frame and $dy \neq rix$ and index < 4 (load byte), index < 2 (load halfword), index < 1 (load word)	

Instruction	sv rix	
Description	Store the return index to the current frame object.	
Precodition	regular state RC or RU	
Faults	sterr if in a quarantine state fram0 if px refers to a terminal frame and $dy = rix$ fram0 if px refers to an ordinary or a gate frame and $dy \neq rix$ and index < 4 (store byte), index < 2 (store halfword), index < 1 (store word)	

Instruction	rst rcd	
Description	Load the return code pointer from the current frame object.	
Precodition	todo	
Faults	todo sterr if $px = frame$ and in a quarantine state fram0 if px refers to a terminal frame and $dy = rix$ fram0 if px refers to an ordinary or a gate frame and $dy \neq rix$ and index < 4 (load byte), index < 2 (load halfword), index < 1 (load word)	

Instruction	sv rcd	
Description	Store the return code pointer to the current frame object.	
Precodition	todo	
Faults	todo sterr if $px = frame$ and in a quarantine state fram0 if px refers to a terminal frame and $dy = rix$ fram0 if px refers to an ordinary or a gate frame and $dy \neq rix$ and index < 4 (store byte), index < 2 (store halfword), index < 1 (store word)	

Instruction	<pre>lhu dy = px[ix12] lhu dy = px[dz*s3+ud4] lhs dy = px[ix12] lhs dy = px[dz*s3+ud4] lw dy = px[ix12]</pre>	Load byte unsigned Load byte unsigned Load byte signed Load byte signed Load half word unsigned Load half word unsigned Load half word signed Load half word signed Load word Load word Load word
Description	expression $dz^*s3+ud4$ where the ind unsigned displacement $u4 \in \{0,, 1\}$	the object referred to by px . The index is either given as a zero-extended immediate $ix/2$ or as an ex is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1,, 8\}$ and then adding an 15} to the product. Halfword and word instructions implicitly scale the index. Depending on the ord is zero-extended or sign-extended.
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)	
Faults	<i>ixoob</i> if index $\geq \delta$ (load byte), index fram0 if px refers to a terminal frame	ne state ssion exceeds the size of a word (i.e. if carries occur) $*2+1 \ge \delta$ (load halfword), index* $4+3 \ge \delta$ (load word)

Instruction	sb px[ix12] = dy Store byte sb px[dz*s3+ud4] = dy Store byte sh px[ix12] = dy Store half word sh px[dz*s3+ud4] = dy Store half word sw px[ix12] = dy Store word sw px[dz*s3+ud4] = dy Store word	
Description	Store a byte, halfword or word to the object referred to by px . The index is either given as a zero-extended immediate $ix12$ or as an expression $dz*s3+u44$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1,, 8\}$ and then adding an unsigned displacement $u4 \in \{0,, 15\}$ to the product. Halfword and word instructions implicitly scale the index.	
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)	
Faults	prive if the instruction is a privileged case drfnu if px contains the null value wrptv if px holds a read only pointer drfid if px holds an id pointer drfid if px holds an id pointer sterr if $px = frame$ and in a quarantine state drfcd if px refers to a code object sealv if px refers to a sealed object ixoob if the result of the index expression exceeds the size of a word (i.e. if carries occur) ixoob if index $\geq \delta$ (store byte), index $^*2-1 \geq \delta$ (store halfword), index $^*4+3 \geq \delta$ (store word) fram0 if px refers to a ordinary or a gate frame and $dy = rix$ and index $\leq \delta$ (store halfword), index $\leq \delta$ (store word)	

Instruction	lp py = px[ix12] Load pointer lp py = px[dz*s3+ud4] Load pointer	
Description	Load a pointer from the object referred to by px to py . The index is either given as a zero-extended immediate $ix12$ or as an expression $dz^*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1,, 8\}$ and then adding an unsigned displacement $u4 \in \{0,, 15\}$ to the product.	
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)	
Faults	privv if the instruction is a privileged case $drfnu$ if px contains the null value $drfid$ if px holds an id pointer $to px$ sterr if $to px$ frame and in a quarantine state $to px$ for $to px$ refers to a code object $to to the index expression exceeds the size of a word (i.e. if carries occur) to to the index expression exceeds the size of a word (i.e. if to the index expression exceeds the index expression exceeds the size of a word (i.e. if to$	

Instruction	lcp py = px[ix12] Load and clear pointer lcp py = px[dz*s3+ud4] Load and clear pointer
Description	Load a pointer from the object referred to by px to py and then overwrite the pointer in the object with $null$. The index is either given as a zero-extended immediate $ix12$ or as an expression $dz*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1,, 8\}$ and then adding an unsigned displacement $u4 \in \{0,, 15\}$ to the product.
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)
Faults	privv if the instruction is a privileged case $drfnu$ if px contains the null value $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfcd$ if px refers to a code object $sterr$ if px refers to a code object $sterr$ if $sterr$ in the index expression exceeds the size of a word (i.e. if carries occur) $sterr$ st

Instruction	sp px[ix12] = py Store pointer sp px[dz*s3+ud4] = py Store pointer
Description	Store a pointer in py to the object referred to by px. The index is either given as a zero-extended immediate $ix12$ or as an expression $dz^*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1,, 8\}$ and then adding an unsigned displacement $u4 \in \{0,, 15\}$ to the product.
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)
Faults	privv if the instruction is a privileged case dr finu if px contains the null value px writer px wholds a read only pointer px wholds an id pointer px writer px and in a quarantine state px writer px px refers to a code object px refers to a sealed object px refers to a sealed object px refers to a sealed object px refers to a terminal or an ordinary frame and px px px px px px px px

Instruction	scp px[ix12] = py Store and clear pointer scp px[dz*s3+ud4] = py Store and clear pointer		
Description	Store the pointer in py to the object referred to by px and then overwrite py with null. The index is either given as a zero-extended immediate $ix12$ or as an expression $dz^*s3+ud4$ where the index is obtained by first multiplying the value in dz with a scale factor $s3 \in \{1,, 8\}$ and then adding an unsigned displacement $u4 \in \{0,, 15\}$ to the product.		
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)		
Faults	privv if the instruction is a privileged case $drfuu$ if px contains the null value $wrptv$ if px holds a read only pointer $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfcd$ if px refers to a code object $sealv$ if px refers to a sealed object $ixoob$ if the result of the index expression exceeds the size of a word (i.e. if carries occur) $ixoob$ if px refers to a terminal or an ordinary frame and $py = rcd$ px px px px px px px px		

3.2.4 Attribute instructions (ATU)

Instruction	$\mathbf{q}\mathbf{p}\mathbf{i} \ \mathbf{d}\mathbf{y} = \mathbf{p}\mathbf{x}$ Query π attribute		
Description	ery the π attribute of the object referred to by px and write the result to dy .		
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)		
Faults	privv if the instruction is a privileged case $drfnu$ if px contains the null value $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfcd$ if px refers to a code object		

Instruction	qdtb dy = px qdth dy = px qdtw dy = px qdtd dy = px	Query δ attribute in number of bytes Query δ attribute in number of half words Query δ attribute in number of words Query δ attribute in number of double words
Description	Query the δ attribute of the object referred to by px , divide the value by 1 ($qdtb$), 2 ($qdth$), 4 ($qdtw$) or 8 ($qdtd$) and write the result to dy . The remainder of the division is discarded.	
Precodition	if $px = frame$, the processor must be in a regular state (RC or RU)	
Faults	privv if the instruction is a privileged case $drfiu$ if px contains the null value $drfid$ if px holds an id pointer $sterr$ if $px = frame$ and in a quarantine state $drfid$ if px refers to a code object	
Remarks	The instruction $qdt dy = px$ is provided as a pseudo-instruction and implemented as $qdtb dy = px$.	

Instruction	nchk px	Null check
Description	Check whether $px = \text{null}$	
Faults	drfnu if px contains the null value	
Remarks	Usually used for method inlining. The instruction is more efficient than a corresponding dummy load because it does not require the corresponding object's attributes. Furthermore, it also works with pointers to empty objects.	

3.2.5 Branch instructions (BPU)

Instruction	beqp bnep beq bne bgeu bges bltu blts	px,py,sd12 px,py,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12	Branch if pointers are equal Branch if pointers are not equal Branch if equal Branch if not equal Branch if greater or equal unsigned Branch if greater or equal signed Branch if less than unsigned Branch if less than signed
Description			dex within the current code object if the two register operands meet a given condition. The target code index is and adding $sd12$ to the current code index (code index of the conditional branch instruction).
Faults	tciob if	the target code inde	x is greater or equal the size of the current code object Ξ

Instruction	bra sd25	Branch unconditionally
Description	Branch to the target code ind current code index (code index)	ex within the current code object. The target code index is obtained by sign-extending and adding <i>sd25</i> to the ex of the <i>bra</i> instruction).
Faults	tciob if the target code index	is greater or equal the size of the current code object Ξ

Instruction	jmp dy	Jump unconditionally
Description	Jump to target code index dy	within the current code object.
Faults	tciob if the target code index is greater or equal the size of the current code object Ξ	

Instruction	bsr sd25 Branch to subroutine	
Description	Branch to a subroutine at a target code index within the current code object. The target code index is obtained by sign-extending and adding <i>sd25</i> to the current code index (code index of the <i>bsr</i> instruction).	
Precodition	gular state RC or RU	
Postcondition	quarantine state QC or QU , rix set to the code index of the instruction following the bsr instruction	
Faults	sterr if executed in a quarantine state $tciob$ if the target code index is greater or equal the size of the current code object Ξ	
Remarks	Parameters are passed via registers and, if required, a parameter object. The callee cannot access the caller's frame.	

Instruction	jsr dy Jump to subroutine	
Description	Jump to a subroutine at target code index dy within the current code object.	
Precodition	regular state RC or RU	
Postcondition	quarantine state QC or QU, rix set to the code index of the instruction following the jsr instruction	
Faults	therr if executed in a quarantine state $ciob$ if the target code index is greater or equal the size of the current code object Ξ	
Remarks	Parameters are passed via registers and, if required, a parameter object. The callee cannot access the caller's frame.	

Instruction	rts Return from subroutine	
Description	Return from a subroutine to the caller within the current code object and set rix to zero.	
Precodition	quarantine state QC or QU, $rix \neq zero$	
Postcondition	regular state RC or RU, $rix = zero$	
Faults	terr if executed in regular state RC or RU or in library entry quarantine QL ixeq if rix is $zero$	
Rationale	By setting rix to zero, rts "consumes" the rix value and ensures that the value is only used once and that rts returns to the actual caller.	
Remarks	Attempting to leave a library entry routine with rts raises a sterr fault because rts is executed in state QL instead QC or QU. If a routine does not save rix before it calls another subroutine (or itself), it will be impossible to leave the subroutine without raising a rixeq fault.	

Instruction	check rcd Check rcd
Description	Check that rcd refers to the current code object.
Precodition	state RU , $rcd = code$
Postcondition	state RC
Faults	sterr if executed in RC, QC, QU, QL rcdnc if $rcd \neq code$
Remarks	Required before calling routines in a library B from a library A

Instruction	jlib px,ix20 jlib px,dy	Jump to library entry routine Jump to library entry routine
Description	Branch to a library entry rout a data register <i>dy</i> .	ine in the code object referred to by px at the target code index given as an unsigned index $ix20$ or the contents of
Precodition	regular state RC ($rcd = code$)	, px refers to a code object, $px \neq code$, $px \neq null$
Postcondition	library entry quarantine QL,	rix set to the code index of the instruction following the jlib instruction
Faults	sterr if executed in state RU , QU , QC , QL tcoil if px does not refer to a code object or if px refers to the current code object or if $px = null$ tciob if the target code index is greater or equal the public size ξ of the target code object	
Rationale	Actually, <i>jlib</i> should write both <i>rcd</i> and <i>rix</i> to save the return code object along with the return index. To provide for efficient implemental (i.e. ensure that each instruction writes at most one register), <i>jlib</i> merely writes <i>rix</i> and requires that the current code pointer has beforehabeen saved to <i>rcd</i> with the <i>cpfc</i> instruction. In return, <i>jlib</i> must check that <i>rcd</i> actually refers to the current code object. For this task, <i>jlib</i> w require three pointer parameters (<i>frame</i> for state checking, <i>px</i> , and <i>rcd</i>). Again, to provide for efficient implementations (i.e. ensure that einstruction reads at most two pointer registers), the required check is implemented by a separate <i>check</i> instruction that verifies that <i>rcd</i> eq the current code pointer <i>code</i> and that triggers a transition from state regular unchecked <i>RU</i> to state regular checked <i>RC</i> . Libraries are not allowed to call themselves with the <i>jlib</i> instruction. If they did, <i>rtlb</i> could not decide whether <i>rcd</i> refers to the actual call has not been properly restored.	
Remarks	Parameters are passed via registers and, if required, a parameter object. The callee cannot access the caller's frame. Application code is always in state regular RC or in state quarantine QC , and rcd always holds a pointer to the current code object.	

Instruction	rtlb Return from library entry routine		
Description	Return from a library entry routine to the caller and set rix to zero.		
Precodition	quarantine state QL , $rix \neq zero$, $rcd \neq null$, $rcd \neq code$		
Postcondition	regular state RC , $rix = zero$		
Faults	sterr if executed in state RC , QC , or RU , QU tooil if $rcd = code$ or $rcd = null$ rixeq if rix is zero		
Rationale	By setting rix to zero, rtlb "consumes" the rix value and ensures that the value is only used once and that rtlb returns to the actual caller.		
Remarks	Attempting to leave a library entry routine with rts raises a sterr fault because rts is executed in state QL instead QC or QU. If a routine does not save rix before it calls another subroutine (or itself), it will be impossible to leave the subroutine without raising a rixeq fault.		

Instruction	trap ui10	System call
Description	Call a system function in	the core object. The parameter ui10 may be used to differentiate classes of system calls.

3.2.6 Privileged instructions (ALU)

Instruction	ctsr xx = dz cfsr dx = xz	Copy to system register Copy from system register
Description		
Remarks		

3.2.7 Privileged instructions (PGU)

Instruction	crop py = px cidp py = px	Copy to system register Copy from system register
Description		
Remarks		

Instruction	rpr	py = px	Restore pointer rights
Description		•	
Remarks			

Instruction	seal unsl	рх	Seal object Unseal object
Description			
Remarks			

Instruction	alcb	frame = dy	Allocate stack bumper
Description			
Remarks			

Instruction	ciop px = dy	, dz Create io Pointer	
Description			
Remarks			

Instruction	сср	px = dy	Create code pointerr
Description			
Remarks			

3.2.8 Privileged instructions (LSU)

Instruction	flshic dz flshdc dz flshac dz flshbc dz	Flush instruction cache line Flush data cache line Flush attribute cache line Flush branch target cache line
Description		
Remarks		

Instruction	pcce dz	z = px	Put context cache entry
Description		•	
Remarks			

Instruction	rcce dz		Remove context cache entry
Description			
Remarks			

Instruction	ccc	Clear context cache			
Description					
Remarks					

Instruction	ciop px = dy	y,dz	Create io Pointer
Description			
Remarks			

Instruction	ccp px = dy	Create code pointerr
Description		
Remarks		

3.2.9 Privileged instructions (ATU)

Instruction	qpir dy = px qdtr dy = px	Query raw π attribute Query raw δ attribute
Description		
Remarks		

Instruction	qptr dy = px	Query raw pointer
Description		
Remarks		

3.2.10Privileged instructions (BPU)

Instruction	sync	Sync
Description		
Remarks		

Instruction	rte	Return from Exception	
Description			
Remarks			

Stack protection mechanism: Application code



State privileges and state transitions

	state	bsr/jsr	rts	alc frame	dalc frame	deref frame
R	regular	→Q	×	×	\rightarrow Q	√
Q	quarantine	×	\rightarrow R	\rightarrow R	×	×

Terminal subroutine that requires no stack space

 subrt:
 ...
 a subroutine that does not require stack space can remain in quarantine

 rts
 rts returns to regular state

Terminal subroutine that requires stack space (does not call subroutines or routines in libraries)

subrt: alct frame = π , δ terminal frame without a slot for rix (impossible to save rix)

...
(should a subroutine be called, rix is cleared and rts will raise a rixeq fault)

alc
frame


rts

Standard subroutine (may call subroutines and routines in other libraries)

```
subrt: alc frame = π,δ regular frame with reserved slot for rix
sw frame[0] = rix save rix

...
bsr ...
jlib ...
lw rix = frame[0] restore rix
dalc frame
rts
```

Stack protection mechanism: Library code



State privileges and state transitions

	state	bsr/jsr	jlib	rts	rtlb	alc frame	dalc frame	check rcd	rst rix	rst rcd	deref frame
RC	regular checked	→QC	→QL	×	×	×	→QC	×	\rightarrow RC/RU	×	$\sqrt{}$
RU	regular unchecked	→QU	×	×	×	×	→QL/QU	→RC	\checkmark		$\sqrt{}$
QC	quarantine checked	×	×	→RC	×	→RC	×	×	×	×	×
QU	quarantine unchecked	×	×	→RU	×	→RU	×	×	×	×	×
QL	library entry quarantine	×	×	×	→RC	→RU	×	×	×	×	×

Terminal library routine that requires no stack space

```
libentry: ... libinner: ...
```

Terminal library routine that requires stack space

```
libentry: alct frame = \pi, \delta libinner: alct frame = \pi, \delta terminal frame without a slot for rix ... dalc frame rtlb
```

Unchecked library routine (may call subroutines, but no routines in other libraries)

```
libentry: alc
                     frame = \pi,\delta
                                           libinner: alc
                                                                                          ordinary frame with reserved slot for rix
            sv
                                                        sv
            bsr
                    other
                                                        bsr
                                                                other
                                                        ...
rst
                     rix
                                                                                          restore rix
            rst
                                                                rix
            dalc
                                                        dalc
                     frame
                                                                fram
            rtlb
                                                        rts
```

Gate library routine to enter state checked (may call subroutines and routines in other libraries)

```
libentry: alcg
                    frame = \pi,\delta
                                           libinner: alcg
                                                                                         gate frame with reserved slots for rix, rcd
                                                                rix
                                                                                         save rix
            sv
                    rcd
                                                        sv
                                                                rcd
                                                                                         save rcd
                                                                                         copy code to rcd
            cpfc
                                                        cpfc
                    rcd
                                                                rcd
            check
                    rcd
                                                        check
                                                                rcd
                                                                                         enter checked state
            jlib
                    px,other
                                                        jlib
                                                               px,other
                                                        bsr
            bsr
                    other
                                                                other
                                                        rst
            rst
                    rix
                                                                rix
                                                                                         restore rix and unchecked state
                                                                rcd
                                                                                         restore rcd
            rst
                    rcd
                                                        rst
            dalc
                                                        dalc
                    frame
                                                                frame
            rtlb
                                                        rts
```

Invariants

- rix contains the return index from the caller or is zero

 rix = zero after calling a subroutine or a library entry routine

 rix = zero if rix is not saved to but restored from frame[0]

- rcd refers to the calling code object, to the current code object or is null
 rcd = code in the checked states RC, QC (and therefore in application code objects)
 rcd = null if rcd is not saved to but restored from frame[0]

8.2.24 29/55

Assembler-Syntax: Labels

kind		definition	reference	value	
nhusiaal	privileged code object (supervisor)	@physical>	@nhyniagl		
physical	unprivileged code object (user)	@physical:	@physical	physical byte address	
global		global:	@physical.global global	word index (into code object)	
local		.local:	@physical.global.local global.local .local	word index (into code object)	
index		->index:	@physical.global->index global->index @physical.global.local->index global.local->index .local->index	pointer: pointer index (into object) sword, uword: word index (into object) shalf, uhalf: half word index (into object) sbyte, ubyte: byte index (into object)	
object attributes (x = pi, dt, dtb, dth, dtw, dtl)		implicit	@physical.global'x global'x @physical.global.local'x global.local'x .local'x	pi: number of pointers dt: number of bytes dtb: number of bytes dth: number of half words dtw: number of words dtt: number of long words	
code object attributes (y = xi, cxi)				xi: number of instructions (words) cxi: number of instructions (words)	

Fault table

no	5code	u/s	name	instructions	remark
01	panic	u/s	invariant violation		should never happen
02	sverr	s	supervisor error	some privileged instructions	faults specific to privileged instructions
03	sterr	u/s	state error	any state dependent instruction	
04	illeg	u/s	illegal instruction	illegal	
05	privv	u	privilege violation	any privileged instruction	
06	tcoil	u/s	target code object illegal	jlib	no pointer to code object, equals code, equals null
07	tciob	u/s	target code index out of bounds	bra, bcc, jmp, bsr, jsr, jlib	target index $\geq \Xi(\text{code})$; jlib: target index $\geq \xi(\text{code})$
08	endoc	u/s	end of code	any	control flow reaching end of code object
09	rixeq	u/s	rix equal zero	rts, rtlb	
0a	rcdnu	u/s	rcd null	rtlb	
0b	rcdnc	u/s	rcd not code	check	
0с	drfnu	u/s	deref null	load, store, qxx	attempt to dereference a null pointer
0d	drfid	u	deref id (privv)	load, store, qxx	attempt to dereference an id pointer
0e	drfcd	u	deref code (privv)	load, store, qxx	attempt to dereference a code pointer
Of	wrptv	u	write protection violation (privv)	store	attempt to write to a read only object
10	sealv	u	seal violation (privv)	store	attempt to write to a sealed object
11	ixoob	u/s	index out of bounds	load, store	$index \ge \pi, \delta$
12	frtyp	u/s	frame type	sv, rst	sv rix or rst rix in a terminal frame sv rcd or rst rcd in an ordinary or terminal frame never state dependent (sterr has a higher priority)
13	aperr	u/s	alc paramter error	alc	general: $\pi \ge 2^{29}$, $\delta \ge 2^{31}$
14	hpovf	u/s	heap overflow	alc	
15	stovf	u/s	stack overflow	alc frame	
16	ccmis	u/s	context cache miss	gcp	
17	break	u/s	breakpoint	any	

Causes for *sverr* (ToDo)

todo

Causes for *panic* (ToDo)

panic if the pointer to be copied is an illegal null pointer panic if the pointer refers to an uninitialized object in user mode panic if the pointer refers to a stack frame object

alc frame, alct frame, alcg frame, dalc frame: panic if frame = null or if frame does not hold a frame pointer

8.2.24 31/55

Instruction Formats

F	priı	nary7 x5		second	ary7	z5	у5	func	Fin						
Г	31:29	9 28:25	24:20	19:16 15:13		12:8	7:3	2:0	For primary						
Α	0	f	X	h	0	z/ud5	у	g	reg 0						
В	0	f	X	ud4	s3	Z	у	g	lsu A, lsu B						
C	0	f	X	ui12, ui	12/si12,	ix12, sd12	у	g	alu 1, alu 2, lsu 8, lsu 9, bpu C (0,1)						
D	0	f	$sd12_L$	sd12	H	Z	у	g	bpu C (2–7)						
Е	0	f	X		δ15 _H		у	$\delta 15_{\rm L}$	pgu 4 (x\f)						
F	0	f	X	π15	Н	Z	$\pi 15_{L}$		pgu 5 (x\f)						
G	0	f	X		u	i20, π9:δ11, i	ix20	•	alu 3, pgu 4 (x=f), pgu 5 (x=f), pgu 6, bpu F						
Н	0	f			S	d25		<u> </u>	bpu D, bpu E						

Embedded immediates, indexes, displacements

ui5	5-bit unsigned immediate	zero-extended
ui12	12-bit unsigned immediate	zero-extended
ui20	20-bit upper immediate	shifted left by 12 positions
si12	12-bit signed immediate	sign-extended
ix12	12-bit unsigned object index	zero-extended, implicitly scaled (unless privileged access via null)
ix20	20-bit unsigned code object index	zero-extended, implicitly scaled by 2
ud4	4-bit unsigned displacement	zero-extended, implicitly scaled (unless privileged access via null)
s3	3-bit unsigned scale factor	scale factor 18 (8 encoded as 000), implicitly scaled (unless privileged access via <i>null</i>)
sd12	12-bit signed branch displacement	sign-extended, implicitly scaled by 2
sd25	25-bit signed branch displacement	sign-extended, implicitly scaled by 2
δ15	15-bit unsigned delta	zero-extended
π15	15-bit unsigned pi	zero-extended
π9:δ11	9 bit unsigned π (bits 19:11), 11 bit unsigned δ (bits 10:0)	both zero-extended
$\delta 15_{\mathrm{H}}$	15-bit unsigned δ, higher 12 bits 14:3	
$\delta 15_{ m L}$	15-bit unsigned δ, lower 3 bits 2:0	
$\pi 15_{\mathrm{H}}$	15-bit unsigned π , higher 7 bits 14:8	
$\pi 15_{\rm L}$	15-bit unsigned π , lower 8 bits 7:0	
sd12 _H	12-bit signed displacement, higher 7 bits 11:5	
$sd12_L$	12-bit signed displacement, lower 5 bits 4:0	

Opcode map (32 Bit)

		f7	x5		h7	z5 12:8	y5 7:3	g3 2:0		Instruction	A	В	P	α	Q	W	EX	ME	AC
					alu 00			0 1 4 5 6 7	add sub and andn or xor	dx = dy,dz dx = dy,dz dx = dy,dz dx = dy,dz dx = dy,dz dx = dy,dz dx = dy,dz	dy	dz							
					alu 01			0	sltu slts	dx = dy, dz dx = dy, dz	dy	dz							
					alu 02	z\r	y∖r	0 1 2 3	mul mulhs mulhu mulhsu	dx = dy, dz $dx = dy, dz$ $dx = dy, dz$ $dx = dy, dz$ $dx = dy, dz$	dy	dz							
		0	,		alu 03						dy	dz					-		
n	II	reg 0	x\r	=	alu 04		ui5	0 1 2 3	srl sra sll rol	dx = dy, dz $dx = dy, dz$ $dx = dy, dz$ $dx = dy, dz$	dy	dz	_	=	_	dx	D	=	_
					alu 05	ui5		0 1 2 3	srli srai slli roli	<pre>dx = dy,ui5 dx = dy,ui5 dx = dy,ui5 dx = dy,ui5 dx = dy,ui5</pre>	dy	#							
					alu 06			0			dy	#							
					alu 07	z\r	II	0 1 2 3 5	not extbs exthu exths clz	dx = dz $dx = dz$ $dx = dz$ $dx = dz$ $dx = dz$	-	dz							
p	Ш	reg 0	x x\r x=0! x=0! x=0! x=0!	Ш	sys 08	Z\r Z\r Z\r Z\r Z\r	Ш	0 1 4 5 6 7	ctsr cfsr clric clrbc flshdc flshac	<pre>xx = dz dx = xz dz (deprecated) dz (deprecated) dz (deprecated) dz (deprecated)</pre>	-	dz sz dz dz dz dz dz	px px px px px	-	_	sx dx - - -	D D - - -		-
p	II	reg 0	x\f,r = = = = = = =	=	sys 09	z/r = = = = =	=	0 1 2 4 5 6 7	pcce rcce clrcc clric clrbc flshdc flshac	dz,px dz	_	dz dz - - -	px	-	-	-	-	-	-
af p p p af af af af	=	reg 0	x\05 x5 x5 x5 x\05 x\05 x\05 x\05 x\05	=	atu 0A	=	y\r	0 1 2 3 4 5 6 7	qpi qpir qdtr qptr qdtb qdth qdtw qdtd	dy = px dy = px	_	dr ⁷	px	αx αx αx αx αx αx	-	dy	D	_	_
n	=	reg 0	x\f,r x\f ⁶	=	atu 0B	=	= y\f ⁶	0	nchk	рж	_	_	px	-	_	-	-	-	-
n/p p p p p	II	reg 0	x\0,f,r x\0,f,r x\0,f,r x\0,f,r x\0,f,r x\0,f,r	=	pgu 0C	=	y\f,r y\f,r y\f,r y\f,r = =	0 1 2 3 4 5	crop cidp rpr seal unsl	<pre>py = px py = px py = px py = px px px</pre>	-	_	px	αx	-	py py py py ax ax	Pa Pa Pa Pa a! a!	П	-
n p p n m	II	reg 0	x\f,r x\f,r x\f x=f! x\f,r x=f! x=r!	=	pgu 0D	z/r = = = = =	y\r y\r y\r y\r = = =	0 1 2 3 4 5 6	alc ciop ccp alcb gcp dalc cpfc	<pre>px = dy,dz px = dy,dz px = dy px = dy px frame rcd</pre>	dy dy dy - -	dz dz - - dr -	ar - - - px -	- αx -	-	px px px px px px px px	Pa Pa P P P P P	-	- α α α α -
m n p	П	reg 0	x=r! = = =	=	bpu 0E	= ui10 = =	= ui10 = =	0 4 6 7	check trap sync rte	rcd ui10	- # eci	dr - es	px - - ecd	- - αc	pf - - -	dr - - st	D - - D	-	_
n m m m	II	reg 0	= = = x\0,f,r x=r!	=	bpu 0F	Ш	y\r y\r y=r! y\r y=r!	0 4 5 6 7	jmp jsr rts jlib rtlb	dy dy px,dy	dy dy dy dy dy	dr dr dr dr	- - px px	- - αx αx	pf pf pf pf pf	dr dr dr dr	D D D D	_	_

		f7	x5 24:20		h7	z5 12:8	y5 7:3	g3 2:0		Instruction	A	В	P	α	Q	W	EX	ME	AC
n	II	alu 1	x\r	ui12		y\r	0 1 4 5 6 7	addi subi andi andni ori xori	<pre>dx = dy,ui12 dx = dy,ui12</pre>	dy	#	_	-	-	dx	D	-	-	
11		alu 2	Au		ui12/si	12		0 1 4 5	sltiu sltis muliu mulis	<pre>dx = dy,ui12 dx = dy,si12 dx = dy,ui12 dx = dy,ui12 dx = dy,si12</pre>	dy	#	-	-	-	dx	D	-	-
		alu 3				ui20			lui	dx = ui20	-	#	-	-	_	dx	D	-	-
n		pgu 4	x\f,r		δ15 _F	I	y\r	$\delta 15_{ m L}$	alc	$px = dy, \delta 15$	dy	#	ar			px			
m		pgu 4	x=f!			π9 : δ11			alct	frame = $\pi 9, \delta 11$	#	dr	px	αx	-	px			
n	=	pgu 5	x\f,r	π	15 _H	z\r	$\pi 15$	L	alc	$px = \pi 15, dz$	#	dz	ar	-	-	px	Ρα	_	_
m		pgu 3	x=f!						alcg	frame = $\pi 9, \delta 11$	#	dr	px	αx	-	px	10.		
n		pgu 6	x\f,r			π9 : δ11			alc	$px = \pi 9, \delta 11$		-	ar	-	-	px			
m		pguo	x=f!						alc	frame = $\pi 9, \delta 11$	#	dr	px	αx	-	px			
af /p		lsu 8	x ⁴⁵		ix12	!	y\r y\r y ¹ ?	0,1 2,3 5	lbu/s lhu/s lw	<pre>dy = px[ix12] dy = px[ix12] dy = px[ix12]</pre>	_	dr ⁷	px	αx	_	dy	ı	D	_
af /p		lsu 9	x ⁴⁵		ix12		y\r y\r y ¹ ?	0 1 2	sb sh sw	px[ix12] = dy px[ix12] = dy px[ix12] = dy	dy	dr ⁷	px	αx	-	-	ı		-
af /p	II	lsu 9	x\0 ⁵		ix12			4 5 6 7	lp lcp sp scp	<pre>py = px[ix12] py = px[ix12] px[ix12] = py px[ix12] = py</pre>	=	dr ⁷	px	αx	null py py	py py - py	=	P P – null	α α - (α)
n /p	ı	lsu A	x\f ⁴⁵				y\r y\r y ^{2?}	0,1 2,3 5	lbu/s lhu/s lw	<pre>dy = px[dz*s3+ud4] dy = px[dz*s3+ud4] dy = px[dz*s3+ud4]</pre>	_	dz	px	αx	-	dy	-	D	-
n /p		lsu B	x\f ⁴⁵	s3	ud4	z/r	y\r y\r y ^{2?}	0 1 2	sb sh sw	px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy	dy	dz	px	αx	-	-	-	-	-
n /p		lsu B	x\0,f ⁵				y\f²	4 5 6 7	lp lcp sp scp	<pre>py = px[dz*s3+ud4] py = px[dz*s3+ud4] px[dz*s3+ud4] = py px[dz*s3+ud4] = py</pre>	-	dz	px	αx	null py py	py py - py	-	P P – null	α α - (α)
		lsu A						5	rst	rix	-	dz	px	αx	-	dy	-	D	-
a	=	lsu B	x=f!	=	=	z=0!	v=r!	2	sv	rix	dy	dz	px	αx	-	-	-	-	-
		lsu B				_ ,,	<i>y</i>	4 6	rst sv	rcd rcd	-	dz	px	αx	– py	py –	-	P -	α -
			x\f,r		sd12	2	y\f,r	0	beqp bnep	px,py,sd12 px,py,sd12	_	_	px	_	ру	-	_	_	_
n	II	bpu C	sd12 _L	sd	112 _H	Z/I	y\r	2 3 4 5 6 7	beq bne bgeu bges bltu blts	<pre>dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12 dy,dz,sd12</pre>	dx	dy	-	-	-	-	_	-	-
n		bpu D				d25			bra	sd25	-	-	-	-	-	_	_	-	_
m		bpu E			51				bsr	sd25	-	dr	_	-	pf	dr	D	-	-
m		bpu F	x\0,f ⁸			ix20			jlib	px,ix20	#	dr	px	αx	pf	dr	D	_	-

Opcode map (incl. DIV- and 64-Bit-Extension)

		f7 28:25	x5 24:20		h7 7 16:13	z5 12:8	y5 7:3	g3 2:0		Instruction	A	В	P	α	Q	W	EX	ME	AC
					alu 00	-		0 1 2 3 4 5 6 7	add sub addd subd and andn or	dx = dy,dz dx = dy,dz	dy	dz							
					alu 01			0	sltu slts	dx = dy, dz $dx = dy, dz$ $dx = dy, dz$	dy	dz							
					alu 02	z\r		0 1 2 3 4 5 6 7	mulhs mulhs mulhsu divu control mulhsu remu	dx = dy, dz $dx = dy, dz$ $dx = dy, dz$	dy	dz							
n	II	reg 0	x\r	=	alu 03		y\r	0 1 2 3 4 5 6 7	muld mulhsd mulhud mulhsud divud divsd remud remsd	the state of the s	dy	dz	-	1	1	dx	D	-	_
								0 1 2 3 4 5 6 7	srl sra sll rol srld srad slld rold	dx = dy,dz dx = dy,dz	dy	dz							
					alu 05	ui5	0 srli dx = dy,ui5 1 srai dx = dy,ui5 2 slli dx = dy,ui5 3 roli dx = dy,ui5 dy	#											
					alu 06	ui6		0,1 2,3 4,5 6,7	srlid sraid sllid rolid	<pre>dx = dy,ui6 dx = dy,ui6 dx = dy,ui6 dx = dy,ui6 dx = dy,ui6</pre>	dy	#							
					alu 07	z\r	II	0 1 2 3 4 5 6	not extbs exthu exths extwu clz clzd	dx = dz dx = dz dx = dz dx = dz dy = dz dx = dz dx = dz	-	dz							
р	Ш	reg 0	x x\r x=0! x=0! x=0! x=0!	=	sys 08	z\r z\r z\r z\r z\r	=	0 1 4 5 6 7	ctsr cfsr clric clrbc flshdc flshac		-	dz sz dz dz dz dz dz	px px px px px	1	I	sx dx - - -	D D - - -		-
p	II	reg 0	x\f,r = = = = = = =	=	sys 09	z/r = = = = =	=	0 1 2 4 5 6 7	pcce rcce clrcc clric clrbc flshdc flshac	dz,px dz	_	dz dz - - - -	px	ı	1	1	1	ı	_
af p p p af af af af af	=	reg 0	x\0 ⁵ x ⁵ x ⁵ x\0 ⁵ x\0 ⁵ x\0 ⁵ x\0 ⁵ x\0 ⁵	=	atu 0A	=	y\r	0 1 2 3 4 5 6 7	qpi qpir qdtr qptr qdtb qdth qdtw qdtd	dy = px dy = px	_	dr ⁷ dr ⁷ dr ⁷ dr ⁷	px	αx αx αx - αx αx αx αx	-	dy	D	-	_
n n/n	=	reg 0	x\f,r x\f ⁶	=	atu 0B	=	= y\f ⁶	0	nchk	px	-	_	px	-	-	- nv	– Do	-	-
n/p p p p p	Ш	reg 0	x\0,f,r x\0,f,r x\0,f,r x\0,f,r x\0,f,r x\0,f,r	=	pgu 0C	=	y\f,r y\f,r y\f,r y\f,r = =	1 2 3 4 5	crop crop cidp rpr seal unsl	<pre>py = px py = px py = px py = px px px</pre>	_	=	px	αx	-	py py py py ax ax	Pa Pa Pa Pa a! a!	-	_

I

		f7	x5 24:20		h7	z5 12:8	y5 7:3	g3 2:0		Instruction	A	В	P	α	Q	W	EX	ME	AC		
n	31:29	28:25	24:20 x\f,r	19:17	7 16:13	12:8 z\r	7:3 y\r	0	alc	px = dy,dz	dy	dz	ar	_		px	Ρα		_		
p			x\f,r x\f			z\r =	y\r	1 2	ciop	px = dy, dz	dy	dz –	-	-		px	Pα P		-		
p p	=	reg 0	x=f!	=	pgu 0D		y\r y\r	3	ccp alcb	px = dy px = dy	dy dy	_	_	_	_	px px	P	_	α		
n			x\f,r		10	=	=	4	gcp	рж	-	-	-	-		px	P		α		
m n			x=f! x=r!			= =	=	5 6	dalc cpfc	frame rcd	_	dr –	px –	αx –		px px	P Pα		α -		
m			x=r!			=	=	0	check	rcd	-	dr	px	-	pf	dr	D				
n	=	reg 0	=	=	bpu 0E	ui10	ui10	4	trap	ui10		-	-	-	-	-	-	_	_		
p p		.5	=			=	=	6 7	sync rte		# eci	es	ecd	- αc	_	- st	– D				
n			=				y\r	0	jmp	dy	dy	_	_	_	_	_	_				
m		0	=				y∖r	4	jsr	dy	dy	dr	-	-	pf	dr	D				
m m	=	reg 0	= x\0,f,r	=	bpu 0F	=	y=r! y\r	5 6	rts jlib	px,dy	dy dy	dr dr	px	- αx	pf pf	dr dr	D D	_	-		
m			x=r!				y=r!	7	rtlb		dy	dr	px	αx	pf	dr	D				
								0	addi subi	dx = dy, ui12											
								2	addid	dx = dy,ui12 dx = dy,ui12											
		alu 1			ui12	2		3	subid	dx = dy, ui12	dy	#	_	_	_	dx	D	_	_		
								4 5	andi andni	dx = dy,ui12 dx = dy,ui12						·					
n	=		x\r				y∖r	6	ori	dx = dy, ui12											
								7	xori	dx = dy,ui12											
								0	sltiu sltis	dx = dy,ui12 dx = dy,si12											
		alu 2			ui12/si	i12		4	muliu	dx = dy, sil2 dx = dy, ui12	dy	#	-	-	-	dx	D	-	-		
								5	mulis	dx = dy, si12											
		alu 3	1.0		015	ui20	,	015	lui	dx = ui20	-	#	-	-	_	dx	D	-	_		
n		pgu 4	x\f,r x=f!		δ15 _F	π9: δ11	y∖r	δ15 _L	alc	$px = dy, \delta 15$	dy	#	ar			px					
m				_	.15	π9:011 z\r			alct	frame = $\pi 9, \delta 11$	#	dr dz	px ar	αx –	_	px					
n m	=	pgu 5	x\f,r x=f!	π	15 _H	Z/I	π15	L	alcg	$px = \pi 15, dz$ $frame = \pi 9, \delta 11$	#	dr	px	αx	-	px px	Ρα	-	-		
n			x\f,r			π9 : δ11			alc	$px = \pi 9, \delta 11$	#	-	ar	-	_	рх					
m		pgu 6	x=f!			N			alc	frame = $\pi 9, \delta 11$	#	dr	рх	αx	_	рх					
							y\r	0,1	lbu/s	dy = px[ix12]						r					
af/p		lsu 8	x ⁴⁵	ix12		2	y\r	2,3	lhu/s	dy = px[ix12]	l _	dr^7	рх	αx	_	dy	_	D	_		
•							y ¹ y ¹	4,5 7	lwu/s	dy = px[ix12] $dy = px[ix12]$			1			,					
							y\r		y∖r	0	sb	px[ix12] = dy									
af/p		lsu 9	x ⁴⁵	ix12		2 y\r y\r y\.		1	sh	px[ix12] = dy	dy	dr^7	px	αx	_	_	-	_	_		
_							y y ¹	2 3	sw sd	<pre>px[ix12] = dy px[ix12] = dy</pre>											
								4	lp	py = px[ix12]					-	ру		P	α		
af/p		lsu 9	x\0 ⁵		ix12	2	y ¹³	5 6	1cp	py = px[ix12]	-	dr^7	px	αx	null	py	_	P	α		
•								7	sp scp	px[ix12] = py px[ix12] = py					py py	py		– null	- (α)		
n/p			x\f ⁴⁵			z\r	y∖r	0,1	lbu/s	dy = px[dz*s3+ud4]											
n/p	=	lsu A	x\f ⁴⁵ x\f ⁴⁵			z\r z\r	y\r y ^l	2,3 4,5	lhu/s lwu/s	dy = px[dz*s3+ud4] $dy = px[dz*s3+ud4]$	_	da	P.V	O.V		dy	_	D	_		
n/p a		isu A	x=f!			z=0!	y=r!	5	rst	<pre>ay = px[az*s3+ua4] rix</pre>	-	dz	px	αx	_	uy	_	ע	-		
n/p			x\f ⁴⁵			z\r	yl	7	ld	dy = px[dz*s3+ud4]											
n/p			x\f ⁴⁵ x\f ⁴⁵			z\r z\r	y\r v\r	0	sb	px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy											
n/p n/p		lsu B	x\f^45	g2	11.34	z\r z\r	y\r y ^l	2	sh sw	px[dz*s3+ud4] = dy px[dz*s3+ud4] = dy	dy	dz	px	αx	_	_	_	_	_		
a			x=f! x\f ⁴⁵	s3	ud4	z=0!	v=r!	2	sv	rix	١]								
n/p			x\0,f ⁵			z\r z\r	yl y\fl	3	sd	px[dz*s3+ud4] = dy $py = px[dz*s3+ud4]$						pv		P	~		
n/p a			x=f!			z=0!	y=r!	4	lp rst	py = px[dz*s3+ud4] rcd					-	py py		P	αα		
n/p		lsu B	x\0,f ⁵ x\0,f ⁵			z\r	y\f ^l y\f ^l	5	lcp	py = px[dz*s3+ud4]	-	dz	px	αx	null	рy	_	P	α		
n/p a			x\0,f° x=f!			z\r z=0!	y=r!	6	sp sv	<pre>px[dz*s3+ud4] = py rcd</pre>					ру ру	_		_	-		
n/p			x\0,f ⁵			z\r	y\f ^l	7	scp	px[dz*s3+ud4] = py					py	py		null	(a)		
			x\f,r		sd12	2	y\f,r	0	beqp bnep	px,py,sd12 px,py,sd12	-	-	px	-	ру	-	-	-	-		
								2	beq	dy,dz,sd12											
n		bpu C						3	bne	dy,dz,sd12											
			$\mathrm{sd12}_{\mathrm{L}}$	sc	112 _H	z\r	y∖r	5	bgeu bges	dy,dz,sd12 dy,dz,sd12	dx	dy	_	-	-	-	-	-	-		
	=							6	bltu	dy,dz,sd12											
		,						7	blts	dy,dz,sd12											
n		bpu D			S	d25			bra	sd25	_	-	_	_	-	-	-	_	_		
m		bpu E bpu F	x\0,f ⁸			ix20			bsr	sd25	#	dr dr	px	- αx	pf pf	dr dr	D D	_	-		
m		opu r	X\U,I~			1X2U			jlib	px,ix20	#Ŧ	ar	px	uχ	þī	ur	ע		L —		

Abbreviations

n	normal
p	privileged
a	state aware
af	state aware if $px = frame$
m	state modifying
x, y, z	any register number {0, 1,, 31}
f	30 (frame)
r	31 (rix, rcd, root, core)
=	reserved, should be all zeros

\f	except register number 30
\r	except register number 31
\f,r	except register number 30, 31
\0,r	except register number 0, 31
\0,f	except register numner 0, 30
\0,f,r	except register number 0, 30, 31
=0!	must be register number 0
=f!	must be register number 30
=r!	must be register number 31

#	immediate
dr	d31 = rix
pf	p30 = frame
ecd	x_exc_code_pnt
αc	$(x_exc_code_xi, x_exc_code_cxi)$
eci	x_exc_code_index
es	x_exc_status
st	x_status

8.2.24 37/55

Notes

1 if y = r: dy = rix or py = rcd, instruction privileged

³ if y = f: instruction privileged, *frame* must be loaded from or stored into a stack bumper, illegal if x = f or $ix12 \neq 0$

 $^{^4}$ if x = 0: instruction privileged, index always treated as byte index (no implicit scaling)

⁵ if x = r: px = root, instruction privileged, access to root object

⁶ if x = r or y = r: px = rcd or py = rcd, instruction privileged 7 if x = f: instruction state aware

⁸ if x = r: px = core, call routine in *core object*

LSU/AGU/PGU Instructions

		Instruction	W	EX	ME	AC	addr_mode aux_sel	mem_mode	pgu_mode	load	aload	store.	astore	
Dece dz px rece dz	flshdc flshac	dz dz					dz –	flush_dc -	- - flush	- - -		flushde -	- - flush	S
Copp	pcce rcce	dz,px	_	-	_	-	=		cxc_remove	- - -	-	-	_ _ _	S
Cidp	срр							<u> </u>	срр	_		_	_	_
Seal px	cidp	py = px	рy	Ρα	_	_	_	_ _	cidp	_		_	_	-
alc px = dy, dz px px px px px px px p	_						_	_ _		_	_ _	_	st_ore	
ciop								-		-	-	-		
Cop			•							_			st_ore _	
Sep px px px px px px px	ccp	px = dy	px			α	-	- init	сер	-	l_oad	- ala	- et oro	
Cpfc rcd px = dy, δ15 px alct frame = π9, δ11 px alc px = π15, dz px alc px = π25, dz px alc px = π3, δ11 px alc frame = π9, δ11 px alc frame - alc st. ore S frame frame st. ore S frame fr			-	P	_	α	=	-		_	l_oad	- aic	-	
alc px = dy, \(\frac{15}{2} \) px alct frame = \(\pi 9, \frac{5}{1} \) px alc px = \(\pi 15, \frac{1}{2} \) px alc px = \(\pi 15, \frac{1}{2} \) px alc px = \(\pi 9, \frac{5}{1} \) px alc px = \(\pi 9, \frac{5}{1} \) px alc px = \(\pi 9, \frac{5}{1} \) px alc px = \(\pi 9, \frac{5}{1} \) px alc px = \(\pi 9, \frac{5}{1} \) px alc px = \(\pi 9, \frac{5}{1} \) px alc frame = \(\pi 9, \frac{5}{1} \) px alc px = \(\pi 9, \frac{5}{1} \) px alc frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(\pi 9, \frac{5}{1} \) px by frack frame = \(-	_			=	<u>-</u> -		_	_	_	clean _	
alct frame = π9,δ11 px alc px = π15,dz px alc px = π9,δ11 px alc frame frame frame frame - alc st.ore S lbu/s dy = px[ix12] dy dy = px[ix12] dy frame = π9,δ11 px frame = π9,δ11 p	_		-	100			_	init	•	_		alc	st ore	
alcg frame = π9,δ11 px alc px = π9,δ11 px alc px = π9,δ11 px alc frame alc st.ore S S	alct		_				-/delta11	init_and_clean	alct_frame	_	_	alc	st_ore	S
alc px male m9,811 px alc px male m9,811 px alc frame m1,611 px	alc	$px = \pi 15, dz$	px	Pα		_	-	init	alc	-	-	alc	st_ore	S
alc frame = \$\pi 9, \delta 11\$ px	alcg	frame = $\pi 9, \delta 11$	px	ıα				init_and_clean	alcg_frame	-	-	alc	st_ore	
Dbu/s dy = px[ix12] dy px fix12 dy dy px fix12 dy dy fix12 d			•						_				_	
Thu/s dy = px[ix12] dy dy dy dy dy dy dy d	-	•	px				-/deltall		alc_frame				st_ore	
Id dy = px[ix12]			١,		ъ		. /: 10		_ _		_	_	_	
Sh			ay	_	D	_	1X/1X12		_			-	-	
Sh	-								_	- uuc	_	st ore	_	
Sd	sh	px[ix12] = dy	_	_	_	_	ix/ix12	store	_	-	-	st_ore	-	S
1p	_								_	_	_	_	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			ру			α		load	lp	true	l_oad	_	_	
Scp px[ix12] = py py null (a) store n_ull - - st_ore - S			py	_	P	α	ix/ix12		lp =	true	l_oad	_	_	
Thu/s dy = px[dz*s3+ud4] dy D D dz_s_ud/ud4s3 load D true D D D D D D D D D	_		ру		null	(a)			n_ull	-	-	_	_	
No.	• -								-			-	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			dy	_	D	_	dz_s_ud/ud4s3		_			_	_	
sb px[dz*s3+ud4] = dy store - - - Store - Store - Store - - Store - - - Store - - Store - - - Store - - - L/S store -									_		_	_	_	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									_	-	_	st ore	_	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	sh	px[dz*s3+ud4] = dy					da o v4/-44 0	store	-	-		st_ore	-	S
P			_	_	_	_	uz_s_ua/ua4s3		_ _	-		_	_	S
rst rcd py py px[dz*s3+ud4] py - P \alpha dz s_ud/ud4s3 load lip true l_oad - L/s L/s sp px[dz*s3+ud4] py - - dz_s_ud/ud4s3 store store - - store - S store store - S store - S store st	sd									-	-	st_ore	-	
1cp py = px[dz*s3+ud4] py - P \alpha dz s_ud/ud4s3 load_and_store store - S sv rcd - - - S store - S S store - S S S S S S S S S	_								•		_	-	_	
sp px c2 * s5 + uc4 - - -	lcp	py = px[dz*s3+ud4]	py	_	P	α	dz s ud/ud4s3	load_and_store			_	_	_	L/S
					_	_			_ _	-	_	_	_	
Store in the store of the store	scp	px[dz*s3+ud4] = py	ру		null	(a)		store	n_ull	-	-	st_ore	-	Š

Compressed Instructions (draft)

-	•				13 (41		I 4 4		Ъ	ъ			117	EX	ME	101	
15 14 13			/ 6	5 4 3	0	addi	Instruction	Α	В	P	α	Q	W	ΕX	ME	AC	
2	u u u u	ni5 ni5 ni5 ni5 ni5 ni5 ni6		y\r	1 2 3 4 5 6,7	subi addid subid andi slli sllid	<pre>dy = ui5 dy = ui6</pre>										
3	2	s/r		y\r	0 1 2 3 4 5 6 7	add sub addd subd and sll slld cp	dy = dz dy = dz										
3	Z	=r!		y\r	0 1 2 3 4 5 6 7	pop gcp cpfc check jmp jsr rts rtlb	py rcd rcd dy dy										
4	υ	ıi6		y\r	0,1 2,3 4,5	li lni lui	dy = ui6 dy = ui6 dy = ui6										
	2	z\r		y\r	6 7	not neg	dy = dz dy = dz										
	u	ıi5		y\r	0 1 2 3 4 5	rstw svw rstd svd rstp svp	dy,ui5 dy,ui5 dy,ui5 dy,ui5 dy,ui5 py,ui5 py,ui5										
5		=	3	y=r!	0 1 4 5	rstrix svrix rstrcd svrcd											
	2	z∖f		y∖f	6	срр	py = pz										
	p	oi5		dt5	7	push	pi5,dt5										
	ui4	z'	ui4	y'	0 1 2 3 4 5 6	sw ld sd lp sp	<pre>dy' = pz'[ui4] pz'[ui4] = dy' dy' = pz'[ui4] pz'[ui4] = dy' py' = pz[ui4] pz'[ui4] = py'</pre>										
6	0	z'	0 1 2 3	y'		andn or xor	dy' = dz' $dy' = dz'$ $dy' = dz'$										
	1	z'	0 1 2 3	y'	7	<pre>srl sra srld srad</pre>	dy' = dz' $dy' = dz'$ $dy' = dz'$ $dy' = dz'$										
	4 5 6 7	ui2	y'			<pre>srl sra srld srad</pre>	<pre>dy = ui2 dy = ui2 dy = ui2 dy = ui2 dy = ui2</pre>										
	S	d8	0	y'	sd8	beq bne	dy',sd8 dy',sd8										
7	sc	d11	2 3	sd	11	bra bsr	sd11 sd11										

Pointer and Attribute Encoding

pointer			π attribut	e		δ attribute							
kind	tags1	31	30 2	1	0	31	30 29 28 1 0						
pointer proper	ties		object properties										
code ²		1	ξ ₂₉	00)2!	1 Ξ_{30}^{6}				priv			
uninitialized	000	1											
ordinary		0	_	gc gen ³	3 gc		δ_{31}						
read only	001	0!	π_{29}	ge gen	gc visited ³	S	031						
id only	010	0!											
io	011				don'	t care4							
frame square black	100												
frame square white	101	uini	_ 5	bumper	gc	131.		ri		5			
frame round black	110	uini	$\pi_{29(9)}^{5}$	bit	visited ³	lib	rc	rı	δ ₂₉₍	11)			
frame round white	111												

Abbreviations

uini	set if initialization is incomplete
priv	privilege level (00: user, 11: supervisor, 01/10: reserved)
S	seal bit, set to seal object (read only)

lib	set to identify library entry stack frames
rc	set to reserve pointer at index 0 for rcd (if $rc = 1$, ri must be 1)
ri	set to reserve data word at index 0 for rix

Notes

Object and Attribute Access regarding Pointer and Object Properties

		user	mode		supervisor mode						
	load	store	qpi	qdtx ¹	load	store	qpi	qdtx ¹			
code	drfcd	drfcd	drfcd	drfcd	yes	yes	$\xi_{29}00 >> 2$	$\Xi_{29}00 >> scl^1$			
uini	panic	panic	panic	panic	panic	panic	$\pi_{29}00 >> 2$	$\delta_{31} >> scl^1$			
ordinary ³	yes	yes ⁵	$\pi_{29}00 >> 2$	$\delta_{31} >> scl^1$	yes	yes	$\pi_{29}00 >> 2$	$\delta_{31} >> scl^1$			
read only ^{3,4}	yes	wrptv	$\pi_{29}00 >> 2$	$\delta_{31} >> scl^1$	yes	yes	$\pi_{29}00 >> 2$	$\delta_{31} >> scl^1$			
id only ³	drfid	drfid	drfid	drfid	yes	yes	$\pi_{29}00 >> 2$	$\delta_{31} >> scl^1$			
io	yes	yes	0	$\delta_{16}^2 >> scl^1$	yes	yes	0	$\delta_{16}^2 >> scl^1$			
frame	yes ⁶	yes ⁶	$\pi_{29}00 >> 2^6$	$\delta_{29} >> scl^{1,6}$	yes ⁶	yes ⁶	$\pi_{29}00 >> 2^6$	$\delta_{29} >> scl^{1,6}$			

 $^{^{1}}$ qdtx = qdtb (= qdt), qdth, qdtw or qdtd; scl = 0 for qdtb, scl = 1 for qdth, scl = 2 for qdtw, scl = 3 for qdtd

¹ invariant: the null pointer tags must always be 000

² pointer to the *core object* is –8, must never be dereferenced, attributes are implicit and never loaded

³ reserved for garbage collection

⁴ δ encoded in the pointer, π implicitly 0, attributes are never loaded from or stored to memory

⁵ frame objects can only be allocated with static attributes, so only 9/11 bits are actually used

⁶ to supprt the "compressed" extension, not implemented yet (currently 29 bits for Ξ and 2 bits for priv)

² for register capabilities: $\delta_{16} >> scl$, for memory capabilities: $(\delta_{16} << 12) >> scl$

³ pointers read from *sealed* objects in user mode are set to *read only* (pointers to *code*, *read only*, *id only* and *io* objects remain unmodified, pointers to *uini* or *frame* objects will cause panics anyway)

⁴ pointers read from *read only* objects in user mode are set to *read only* (pointers to *code*, *read only*, *id only* and *io* objects remain unmodified, pointers to *uini* or *frame* objects will cause panics anyway)

⁵ sealv if sealed

⁶ only by dereferencing p30 = frame and unless in a quarantine state, access restrictions to index 0 apply

Decoding load dy/py = px[index] and store px[index] = dy/py instructions

px	dy/py	index						
null	ру		illegal	physical memory accesses are always data accesses				
	rix		illegal	makes no sense				
	else		privileged	physical memory access: no implicit scaling, unaligned: sverr				
frame		dyn	illegal	impossible to implement (because of state checking)				
	frame	stat	illegal	frame must be saved/restored to/from a bumper not referred by frame (w				
	rix, rcd	stat ≠ 0	privileged	save/restore rcd, rcd to/from process state				
	rix, red	stat 0	normal	save/restore rix, rcd to/from stack frame				
	else	stat	normal	access stack frame				
rcd/root	frame		illegal	frame must be saved/restored to/from a bumper				
	else		privileged	root object access				
else	frame	dyn	illegal	frame must be saved/restored to/from a bumper at static index 0				
		stat ≠ 0	illegal	frame must be saved/restored to/from a bumper at static index 0				
		stat 0	privileged	save/restore frame to/from bumper (bumper bit checked dynamically)				
	rix, red		privileged	save/restore rix, rcd to/from process state				
	else		normal	ordinary object access				

Notes

- loading rix with lb or lh instructions is illegal, rix must be loaded with a lw instruction
- storing rix with sb or sh instructions is illegal, rix must be stored with a sw instruction

Sanity check for pointers and attributes required input: pointer [P], attributes [A], register number [R], privilege mode [M], index [I] Dereferenced pointer sanity check if $p_{31..3} = 0$ and $p_{2..0} \neq 000$ then panic [P] [deref irregular null] switch p_2 case 0: if reg no = frame then panic [PR] [deref non-frame pointer in frame] case 1: if reg no \neq frame and mode = user then panic [PRM] [deref frame pointer in non-frame register visible in user mode] [supervisor may deref a pointer to a bumper in a non-frame register (only)] Loaded/Stored pointer sanity check (lp/lcp/sp/scp only) if $p_{31...3} = 0$ and $p_{2...0} \neq 000$ then panic [P] [load/store irregular null] switch p_2 case 0: if reg no = frame then panic [PR] [load/read non-frame pointer to/from frame] case 1: if mode = user then panic [PM] [load/read frame pointer in user mode, no matter to what register] Dereferenced attributes sanity check if $\pi_{31} = 1$ then switch $p_{2..0}$ case 000: switch δ_{31} case 0: panic [PA] [access uninitialized ordinary] case 1: if $\pi_{1..0} \neq 00$ or $\delta_{1..0} \neq 00 \mid 11$ then panic [PA] [access irregular code] case 001: panic [PA] [access uninitialized read only] case 010: panic [PA] [access uninitialized id only] case 1xx: panic [PA] [access uninitialized frame] if $p_2 = 1$ then (assert reg no = frame or mode = super) if $\pi_{30..11} \neq 0$ or $\delta_{28..11} \neq 0$ or $(\delta_{30} = 1 \text{ and } \delta_{29} = 0)$ then panic [PA] [access irregular frame] case 0: if reg no ≠ frame then panic [PAR] [access ordinary frame via non-frame register] if mode = user then *panic* [PAM] [access bumper in user mode] if $\pi_{30} \neq 1$ or $\delta_{28} \neq 0$ or $\pi_{31} = 1$ or $\delta_{31} \neq 0$ othen panic [PA] [access irregular bumper] (rcd cannot be checked because rcd is replaced by root when dereferenced) Loaded attributes sanity check (lp/lcp only) if $\pi_{31} = 1$ then switch $p_{2..0}$ case 000: switch δ_{31} case 0: if mode = user then panic [PAM] [load pointer to uninitialized ordinary in user mode] case 1: if $\pi_{1,0} \neq 00$ or $\delta_{1,0} \neq 00 \mid 11$ then panic [PA] [load pointer to irregular code] case 001: panic [PA] [load pointer to uninitialized read only] case 010: panic [PA] [load pointer to uninitialized id only] case 1xx: if mode = user then panic [PAM] [loaded pointer to uninitialized frame in user mode] if $p_2 = 1$ then (assert mode = super) if $\pi_{30..11} \neq 0$ or $\delta_{28..11} \neq 0$ or $(\delta_{30} = 1 \text{ and } \delta_{29} = 0)$ then panic [PA] [load pointer to irregular frame] switch π_1 case 0: if reg no ≠ frame then panic [PAR] [load pointer to ordinary frame to non-frame register] case 1: if π_{30} $_2 \neq 1$ or δ_{28} $_0 \neq 0$ or $\pi_{31} = 1$ or δ_{31} $_{29} \neq 000$ then panic [PA] [load pointer to irregular bumper] if reg_no = rcd and $p_{31..3} \neq 0$ and $(p_{2..0} \neq 000 \text{ or } \pi_{31} \neq 1 \text{ or } \delta_{31} \neq 1)$ then panic [PAR] [load pointer to non-code object to rcd]

Checking load dy/py = px[index] and store px[index] = dy/py instructions if illegal then illeg if privileged and mode = user then privv call dereferenced pointer sanity check for px if instr = sp then call stored pointer sanity check for pyswitch $px_{2..0}$ **case** 000: **if** $p_{31..3} = 0$ **then drfnu** [P] case 001: if mode = user and instr = $sb \mid sh \mid sw \mid sp$ then wrptv [PM] case 010: if mode = user then *drfid* [PM] if $px_2 = 1$ and state = quarantine then sterr [PS] call dereferenced attribute sanity check for px **if** $px_{2..0} = 000$ **then** if $\delta_{31} = 1$ and $\pi_{31} = 1$ then switch mode case user: drfcd [PAM] **case** super: **if** instr = $lp \mid lcp \mid sp \mid scp$ **then** sverr [PAM] if $px_{2...0} = 000 \mid 001 \mid 010$ and $\delta_{31} = 0$ and $\pi_{31} = 1$ and instr = $sb \mid sh \mid sw \mid sp$ and mode = user then sealv [PAM] if $px_2 = 1$ and $\pi_1 = 1$ then (assert mode = super) if reg_no_x = frame then sverr [PAR] [access bumper via frame register] if reg_no_y \neq frame then sverr [PAR] [store something other than frame to bumper] else if reg_no_y = frame then (assert mode = super) sverr [PAR] [load/store frame from/to non-bumper] switch reg_no_x case null: (assert mode = super) switch instr case $lb \mid sb$: case $lh \mid sh$: if $index_0 \neq 0$ then sverr [I] [alignment error] case $lw \mid sw$: if index_{1..0} \neq 00 then sverr [I] [alignment error] case $lp \mid lcp \mid sp \mid scp$: (assert false) [illegal] case not null: if carry during index calculation or index out of bounds then ixoob [AI] if py = rcd and mode = user and $\delta_{30} = 0$ then fram0 [AM] if dy = rix and mode = user and $\delta_{29} = 0$ then fram θ [AM] if px = frame then switch instr case $lb \mid sb$: if index < 4 and $\delta_{29} = 1$ then fram0 [IA] case $lh \mid sh$: if index ≤ 2 and $\delta_{29} = 1$ then fram0 [IA] case $lw \mid sw$: if $dy \neq rix$ and index ≤ 1 and $\delta_{29} = 1$ then fram0 [IA] case $lp \mid lcp \mid sp \mid scp$: if $py \neq rcd$ and index < 1 and $\delta_{30} = 1$ then fram0 [IA] **if** instr = $lp \mid lcp$ **then**

8.2.24

call loaded pointer sanity check for *py* **call** loaded attributes sanity check for *py*

Rules and invariants

- frame exclusively holds frame pointers (supervisor has to ensure that frame is written by alcb before it is read)
- if frame refers to a bumper, it may not be dereferenced
- a frame bumper may only be dereferenced in a non-frame register
- · ordinary pointer registers never hold frame pointers in user mode
- ordinary pointer registers may hold pointers to frame bumpers in supervisor mode (but not to ordinary frames)
- pointers to ordinary frames may exclusively be held in *frame* or stored in a bumper

pointer generating instructions: alc, alct, alcg, alcb, lp, lcp, scp, lssp, cpp, crop, cidp, rpr, seal, unsl, ciop, ccp, gcp, dalc, cpfc


IO Pointer Encoding

The attributes of an io pointer are derived from the pointer value as follows:

"register capability": $0 < \delta \le \$0000 FFFF$, byte granularity $(\delta_{31..16} = 0!)$



"memory capability": $0 < \delta \le$ \$0FFFF000, 4k granularity ($\delta_{31..28} = 0!, \delta_{11..0} = 0!$)



The π attribute of an io pointer is always and implicitly 0.

Attribute Tags during Garbage Collection

	I		Tos	ра	се						
U	U π 01 forwarding pointer tags			backlink 000 S δ				δ			
						frame bumper pointer	100			next_handle/0	000


Special pointer registers

		read	write	deref for load/store	deref to query attributes		
20	u: null	yes: null pointer ignored privilege violation fault		privilege violation fault	illegal instruction fault		
p0	s: null/mem	yes: null pointer	ignored	phys. memory (data only)	illegal instruction fault		
	u: frame	no	only alc, dalc	yes (unless in quarantine)	yes (unless in quarantine)		
p30	s: frame	only by store to bumper	only alc, dalc or by load from bumper	yes (unless in quarantine)	yes (unless in quarantine)		
n21	u: rcd, core	only by sp/scp frame[0] := rcd	only by cpfc rcd or by lp/lcp rcd := frame[0]	illegal instruction fault	illegal instruction fault		
p31	s: rcd, core, root	only by store instructions	only by cpfc rcd or by load instructions	yes (access root object)	yes (access root object)		

Special data registers

		read	write
d0	u: zero	yes: value 0	ignored
	s: zero	yes: value 0	ignored
d31	u: rix	only by sw frame[0] := rix	only by lw rix := frame[0]
d31	s: rix	only by sw instructions	only by lw instructions

Stack



Invariants

- at any given time, there is at most one active stack whose top end is referred to by frame
- if frame refers to a stack bumper, the corresponding stack is empty, i.e. frame may never refer to the bumper of a deactivated stack
- at any given time, if a stack bumper contains null, then frame points to the top frame of the corresponding stack (frame may also point to the top frame of an inactive stack)
- at any given time, the bumper of the stack referred to by frame (the active stack) contains null (frame may however refer to an inactive stack)
- not true: the active stack always contains a null pointer in its bumper, an inactive stack always contains a pointer to the top stack frame

Cache coherence challenges

- frame allocate has to remove the dirty tag in the data cache at the new attribute address (avoid dead dirty data overwrite attributes)
- frame deallocate has to remove the dirty tag from the corresponding attribute cache entry (avoid dead dirty attributes overwrite data)

Ordinary Stack Frames

- implicitly allocated by alc frame := ... in quarantine states QC and $\ensuremath{\mathrm{QU}}$
- possible to store rix

Gate Stack Frames

- explicitly allocated by alcg frame := in any quarantine state
- possible to store rix and rcd

Terminal Stack Frames

- explicitly allocated by alct frame := in any quarantine state
- impossible to store rix and rcd

Library Stack Frames

- orthogonal to Terminal and Gate Frames
- implicitly allocated by alc/alct/alcg frame := ... in state QL

alct frame (rc = 0, ri = 0)	alc frame (rc = 0, ri = 1)	alcg frame (rc = 1, ri = 1)
$\pi + \delta >= 0$; aperr otherwise	$(\pi + \delta >= 0), \delta >= 4$; <i>aperr</i> otherwise	$(\pi + \delta >= 0)$, $\pi >= 1$, $\delta >= 4$; <i>aperr</i> otherwise

Terminal subroutine (containing no intra/inter code object calls)

```
alct frame := #x,#y
...
dalc frame
rts
```

Standard subroutine (containing intra code object calls only)

```
alc frame := #x,#y
sw frame[0] := rix
...
lw rix := frame[0]
dalc frame
rts
```


Gate subroutine (containing inter code object calls or intra code object calls)

```
alcg frame := #x,#y
sp frame[0] := rcd
sw frame[0] := rix
cpfc rcd
check
...
unchk <==== DEPRECATED
lw rix := frame[0]
lp rcd := frame[0]
dalc frame
rtlb</pre>
```

Code objects


	public call area	private code area
1		
0	3	Ξ

Attribute encoding for code objects



- ξ size of public call area in number of words
- Ξ size of code object in words
- P privilege level
- code objects are used for the kernel, kernel modules, libraries and application programs
- privileged code objects contain operating system code, user code objects contain application programs and libraries
- code objects are identified by $\pi[31] = 1$ and $\delta[31] = 1$
- privilege level encoded in lower two bits of the code object's δ attribute (00 = user, 11 = supervisor, 01/10 = reserved)
- there is one distinguished core object at physical address -8
 - contains the interrupt, fault and trap handlers; x intv, x faultv, x trapv are indexes into the super code object
 - may exclusively execute the instruction *rte* (*sverr* otherwise)
 - deprecated: a pointer to the super code object is identical to the null pointer, may never be dereferenced
 - deprecated: may not call code in other code objects (!!!) (rcd would be null)
 - the attributes of the core object are implicit (x core xi, x core cxi) and never loaded from memory
 - deprecated: ξ of the super code object is 0, code in the super code object is never called by *jlib*
 - deprecated: code in the super code object is exclusively called by traps, faults, interrupts and reset
 - deprecated: consequently, the contents of first 8 bytes of the physical address space are "don't care"
- privileged instruction *ccp* creates a pointer to a code object
- code pointer not part of pointer register file (like pc is not part of the data register file)
- argument of *jmp*, *jsr* (and *rts*, *rtlb*): index into current code object
- *jlib px,index* to call subroutines in other code objects
 - -px must be a code pointer different from a pointer to the current code object
 - -index must refer to the first instruction of a subroutine within the public call area of a code object referred to by px
 - copies the return index to *rix*
 - only allowed in state RC (state assures that code = rcd)
- rtlb returns to calling code object
 - rcd must contain a return code pointer different from a pointer to the current code object
 - only allowed in state QL (state assures that the library stack frame has been deallocated)
- architecturally supported destruction (and relocation?) of code objects: garbage collector invalidates obsolete code pointers, detects references to the code object to be destroyed (converts them to *null* pointers) (or relocated?)
- index into code object, length of code object counted in words, not bytes
- user mode instruction gcp px to obtain a pointer to a context object associated with the current code object
- bra, bcc, bsr, jsr and jmp verify that the target code index is within the current code object, tciob otherwise
- -jlib verifies that the target code index is within the target code object, *tciob* otherwise
- -ilib verifies that the target code object is a code object different from the current code object and not null, tcoil otherwise
- rts and rtlb do not check rix, instruction after corresponding bsr/jsr or jlib will cause endoc

frame, rix and rcd protection (partially deprecated, especially unchk)



State encoding

		frame shape = rix shape?	frame color = rix color?	unchecked bit set?	invariant
RC	Regular Checked	yes	yes	no	rcd = code
RU	Regular Unchecked	yes	yes	yes	
QC	Quarantine Checked	yes	no	no	rcd = code
QU	Quarantine Unchecked	yes	no	yes	
QL	Quarantine Library	no	no	yes	

State transitions

	src tgt		rix			frame		further conditions or actions	
	SIC	ıgı	unchecked ₃₁	shape ₃₀	color ₂₉	value ₂₈₀	shape ₁	color ₀	Turther conditions of actions
alc frame	QC QU QL	RC RU RU					keep keep toggle	toggle toggle toggle	allocate ordinary frame allocate ordinary frame allocate library entry frame
dalc frame	RC RU RU	QC QU QL					keep keep toggle	toggle toggle toggle	verify that frame is ordinary if frame is ordinary if frame is library entry
bsr/jsr	RC RU	QC QU	keep	keep	toggle	set			
rts	QC QU	RC RU	keep	keep	toggle	clear			verify that rix != 0
jlib	RC	QL	set	toggle	toggle	set			verify that target != code, null and that target is code object
rtlb	QL	RC	clear	toggle	toggle	clear			verify that rcd != code, null and that target is code object verify that rix != 0
unchk	RC	RU	set	keep	keep	keep			
check	RU	RC	clear	keep	keep	keep			verify that rcd = code
lw rix := frame[0]	RC RU	RC RU	sterr if bit changes	<i>panic</i> if bit changes	<i>panic</i> if bit changes	set, <i>rixeq</i> if value=0			verify that value != 0 and that no implicit state transition occurs

State privileges

		bsr/jsr	rts	jlib	rtlb	alc frame	dalc frame	check	unchk	access frame, query frame attributes	restore rcd
RC	Regular Checked	yes	no	yes	no	no	yes	no!	yes	yes	no
RU	Regular Unchecked	yes	no	no	no	no	yes	yes	no!	yes	yes
QC	Quarantine Checked	no	yes	no	no	yes	no	no	no	no	impossible
QU	Quarantine Unchecked	no	yes	no	no	yes	no	no	no	no	impossible
LQ	Library Quarantine	no	no	no	yes	yes	no	no	no	no	impossible

State modifying instructions


	read a	read b	read p	read pα	read q	write
bsr jsr	rix (st)	- target index			frame (st)	rix (ri, st)
rts	rix (st)	rix (ri)			frame (st)	rix (ri, st)
jlib px.ix jlib px,dz	rix (st)	- target index	target code	target code	frame (st)	rix (ri, st)
rtlb	rix (st)	rix (ri)	rcd	rcd	frame (st)	rix (ri, st)
check	rix (st)		rcd		frame (st)	rix (st)
unchk	rix (st)				frame (st)	rix (st)
alc frame	rix (st)		frame	frame		frame
dalc frame	rix (st)		frame	frame		frame

State aware instructions


	read a	read b	read p	read pα	read q	write
lw dy := frame[d] lp/lcp py := frame[d]		rix (st)	frame	frame		dy py
sw frame[d] := dy sp/scp frame[d] := py	dy –	rix (st)	frame	frame	– py	
query attributes		rix (st)	frame	frame		dy

Object Access

Example: Object with $\pi = 3$, $\delta = 15$



Words and half words are stored in big endian format. Example (pseudo code)



Fault priorities

1 Pointer related

1.1 *drfnu*: deref null

1.2 drfid: deref id; wrptv: write protection violation

2 Attribute related

2.0 *panic*: invalid frame attributes (rc = 1, ri = 0)

2.1 drfui, drfcd, drfbp, sealv: deref uninitialized, deref code, dref bumper, seal violation

2.2 sterr: state error

2.3 ixoob: index out of bounds

2.4 fram0: frame[0] access (see below)


		sw frame lw dy:=		sp/scp frame[0] := py lp/lcp py := frame[0]		
rc	ri	dy = rix	dy = rix dy != rix		py != rcd	
0	0	fram0	ok	fram0	ok	
0	1	ok	fram0	fram0	ok	
1	1	ok	fram0	ok	fram0	
1	0	panic (not used)				

Privileged instructions detailed


```
ctsr xy := dz, cfsr dz := xy, sync
no faults (except illegal)
load dy := mem[addr], store mem[addr] := dy
addr measured in bytes, sverr for misaligned operands or pointer access
pcce dz,px, rcce dz, flushic dy, flushdc dy, flushac dy, flushbc dy
no faults (except illegal)
ccp \ px := dz
loads attributes from memory; verifies that \pi[31] and \delta[31] are set, that \pi[1..0] are cleared, that that \delta[0] = \delta[1], that dz is a
multiple of 8 and that dz = 0, sverr otherwise
creates a frame square white pointer (initially, rix = 0, so state will be QC); writes attributes to memory (clears uini, gc, lib, rc,
ri); verifies that dz is a multiple of eight and dz != 0, sverr otherwise
ciop\ px := dy, dz
creates an io pointer with device = dy, \delta = dz, sverr if device<sub>31...12</sub>!= 0 ,register capability" if \delta < 2^{16}, ,memory capability" if \delta \ge 2^{16}
sverr if \delta = 0 or \delta_{31, 28} != 0 or (\delta_{27, 16} != 0 \text{ and } \delta_{11, 0} != 0)
qptr dy := px
returns raw pointer including tags; no faults
qpir dy := px, qdtr dy := px
returns raw attributes as physically stored in the registers; no faults
crop\ py := px, cidp\ py := px, rpr\ py := px, seal\ px, unsl\ px
see table below
```

		crop	cidp	rpr	seal	unsl					
null	_			sverr							
	code		sverr								
ordinary	uini			sverr							
Ordinary	sealed	rd only - sealed	id only - sealed	ordinary - sealed	ordinary - sealed	ordinary - unsealed					
	unsealed	rd only - unsealed	id only - unsealed	ordinary - unsealed	ordinary - sealed	ordinary - unsealed					
	code/uini	sverr									
rd only	sealed	rd only - sealed	id only - sealed	regular - sealed	rd only - sealed	rd only - unsealed					
	unsealed	rd only - unsealed	id only - unsealed	regular - unsealed	rd only - sealed	rd only - unsealed					
	code/uini	sverr									
id only	sealed	id only - sealed	id only - sealed	regular - sealed	id only - sealed	id only - unsealed					
	unsealed	id only - unsealed	id only - unsealed	regular - unsealed	id only - sealed	id only - unsealed					
io	-			sverr							
frama	uini		sverr								
frame	unsealed			sverr							

Exception handling (interrupts, faults, traps)



rte



sverr if

- not executed by the *core object*
- $-x_{exc_code_index} \ge x_{exc_code_cxi}$
- -x_exc_code_pnt, x_exc_code_xi, x_exc_code_cxi do not describe a valid code object

Causes for supervisor errors (list still incomplete)

- -ccp: argument is null or not a multiple of eight, invalid code attributes
- alcb: argument is null or not a multiple of eight
- -ciop: device/ δ too large or $\delta = 0$
- crop, cidp, rpr, seal: inappropriate pointer or object
- physical memory access: misaligned address, access to pointer area
- rte executed in a code object other than the core object

- ...