31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

- 1							
	funct7	rs2	rs1	funct3	rd	opcode	R-type
	imm[11:	0]	rs1	funct3	rd	opcode	I-type
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	imm[12 10:5]	rs2	rs1	funct3	rd	opcode	B-type
		imm[31:12]			rd	opcode	U-type
	im	m[20 10:1 11 1	9:12]		rd	opcode	J-type

Zbb: "Basic bit-manipulation" Extension

31						25	24				20	19		15	14		12	11		7	6						0	
0	1	0	0	0	0	0			rs2				rs1		1	1	1		rd		0	1	1	0	0	1	1	ANDN
0	1	0	0	0	0	0			rs2				rs1		1	1	0		rd		0	1	1	0	0	1	1	ORN
0	1	0	0	0	0	0			rs2				rs1		1	0	0		rd		0	1	1	0	0	1	1	XNOR
0	1	1	0	0	0	0	0	0	0	0	0		rs1		Ø	0	1		rd		0	0	1	0	0	1	1	CLZ
0	1	1	0	0	0	0	0	0	0	0	1		rs1		0	0	1		rd		0	0	1	0	0	1	1	CTZ
0	1	1	0	0	0	0	0	0	0	1	0		rs1		0	0	1		rd		0	0	1	0	0	1	1	CPOP
0	0	0	0	1	0	1			rs2				rs1		1	1	0		rd		0	1	1	0	0	1	1	MAX
0	0	0	0	1	0	1			rs2				rs1		1	1	1		rd		0	1	1	0	0	1	1	MAXU
0	0	0	0	1	0	1			rs2	2			rs1		1	0	0		rd		0	1	1	0	0	1	1	MIN
0	0	0	0	1	0	1			rs2				rs1		1	0	1		rd		0	1	1	0	0	1	1	MINU
0	1	1	0	0	0	0	0	0	1	0	0		rs1		0	0	1		rd		0	0	1	0	0	1	1	SEXT.B
0	1	1	0	0	0	0	0	0	1	0	1		rs1		0	0	1		rd		0	0	1	0	0	1	1	SEXT.H
0	0	0	0	1	0	0	0	0	0	0	0		rs1		1	0	0		rd		0	1	1	0	0	1	1	ZEXT.H
0	1	1	0	0	0	0			rs2	:			rs1		0	0	1		rd		0	1	1	0	0	1	1	ROL
0	1	1	0	0	0	0			rs2				rs1		1	0	1		rd		0	1	1	0	0	1	1	ROR
0	1	1	0	0	0	0		S	har	it			rs1		1	0	1		rd		0	0	1	0	0	1	1	RORI
0	0	1	0	1	0	0	0	0	1	1	1		rs1		1	0	1		rd		0	0	1	0	0	1	1	ORC.B
0	1	1	0	1	0	0	1	1	0	0	0		rs1		1	0	1		rd		0	0	1	0	0	1	1	REV8

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:	0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	rd	opcode	B-type
	imm[31:12]			rd	opcode	U-type
in	nm[20 10:1 11 1	9:12]		rd	opcode	J-type

Zri: "Load/Store indirect with Index" Extension

31						25	24 20	19 15	14		12	11	7	6						0	_
0	0	0	0	0	0	0	rs2	rs1	1	1	1	rd		0	0	0	0	0	1	1	LB.R
0	0	0	0	0	0	1	rs2	rs1	1	1	1	rd		0	0	0	0	0	1	1	LH.R
0	0	0	0	0	1	0	rs2	rs1	1	1	1	rd		0	0	0	0	0	1	1	LW.R
1	0	0	0	0	0	0	rs2	rs1	1	1	1	rd		0	0	0	0	0	1	1	LBU.R
1	0	0	0	0	0	1	rs2	rs1	1	1	1	rd		0	0	0	0	0	1	1	LHU.R
0	0	0	0	0	0	0	rs3	rs1	1	1	1	rs2		0	1	0	0	0	1	1	SB.R
0	0	0	0	0	0	1	rs3	rs1	1	1	1	rs2		0	1	0	0	0	1	1	SH.R
0	0	0	0	0	1	0	rs3	rs1	1	1	1	rs2		0	1	0	0	0	1	1	SW.R

lb rd, rs2(rs1)
lh rd, rs2(rs1)
lw rd, rs2(rs1)
lbu rd, rs2(rs1)

lhu rd, rs2(rs1)

sb rs2, rs3(rs1)

rs2, rs3(rs1) sh

rs2, rs3(rs1) SW

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:	0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	rd	opcode	B-type
	imm[31:12]			rd	opcode	U-type
im	m[20 10:1 11 1	9:12]		rd	opcode	J-type

Zor: "Objective RISC" Extension

<u>Unprivileged:</u>

31						25	24				20	19		15	14		12	11		7 6	5						0	_	
0	0	0	0	0	0	0			rsi	2			rs1		0	0	0	r	·s3	6)	0	0	1	0	1	1	SP.R	R
0	0	0	0	0	0	1			rsi	2			rs1		0	0	0	r	rd	6)	0	0	1	0	1	1	LP.R	R
0	0	0	0	0	1	0	j	inde	ex[4:0]		frame		0	0	0	r	s1	6)	0	0	1	0	1	1	SV	R
0	0	0	0	0	1	1	i	inde	ex[4:0]		frame		0	0	0	r	rd	6)	0	0	1	0	1	1	RST	R
0	0	0	0	1	0	0		2	zer	0			rs1		0	0	0	r	rd	6)	0	0	1	0	1	1	QDTB	R
0	0	0	0	1	0	1		Z	zer	0			rs1		0	0	0	r	rd	6)	0	0	1	0	1	1	QDTH	R
0	0	0	0	1	1	0		Z	zer	0			rs1		0	0	0	r	rd	6)	0	0	1	0	1	1	QDTW	R
0	0	0	0	1	1	1		Z	zer	0			rs1		0	0	0	r	rd	6)	0	0	1	0	1	1	QDTD	R
0	0	0	1	0	0	0		7	zer	0			rs1		0	0	0	r	≏d	()	0	0	1	0	1	1	QPI	R
0	0	1	0	0	0	0			rs2	_			rs1		0	0	0	Ze	ero	- 6)	0	0	1	0	1	1	JLIB	- R
0	0	0	1	0	0	1		Z	zer	0			zero		0	0	0	r	rd	6)	0	0	1	0	1	1	GCP	R
0	0	0	1	1	0	0		7	zer	0			frame		0	0	0	Ze	ero	6)	0	0	1	0	1	1	POP	R
0	0	1	0	0	0	1		Z	zer	0			zero		0	0	0	Ze	ero	6)	0	0	1	0	1	1	RTLIB	R
0	0	1	0	0	1	0		7	zer	0			zero		0	0	0	ZE	ero	()	0	0	1	0	1	1	CPFC	R
0	0	1	0	0	1	1		2	zer	0			zero		0	0	0	Z€	ero	6)	0	0	1	0	1	1	CHECK	R
		imm	[11	:5					rsi	2			rs1		0	0	1	imm[[4:0]	()	0	0	1	0	1	1	SP	S
				in	nm [:	11:	0]						rs1		0	1	0	r	≏d	()	0	0	1	0	1	1	LP	I
				in	nm [:	11:	0]						rs1		0	1	1	ZE	ero	()	0	0	1	0	1	1	JLIB	I
0	0	0	0	0	0	0			rsi	2			rs1		1	0	0	r	rd	6)	0	0	1	0	1	1	ALC	R
				р	i[1	1:0	0]						rs1		1	0	1	r	≏d	()	0	0	1	0	1	1	ALCI.P	I
				d	t[1	1:0	0]						rs1		1	1	0	r	≏d	6)	0	0	1	0	1	1	ALCI.D	I
		dt	[6:	0]			0	0	0	0	0		rd		1	1	1	pi[4:0]	6)	0	0	1	0	1	1	ALCI	S
		dt	[6:	0]			0	0	0	1	0		frame		1	1	1	pi[4:0]	6)	0	0	1	0	1	1	PUSHG	S
		dt	[6:	0]			0	0	0	1	1		frame		1	1	1	pi[4:0]	6)	0	0	1	0	1	1	PUSHT	S

Machine Mode:

31					26	25	24				20	19				15	14		12	11	7	6						0	_
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	rd		1	1	1	0	0	1	1	ALCB
1	1	1	1	1	1	1			rs2					rs1			0	0	0	rd		1	1	1	0	0	1	1	CIOP
1	1	1	1	1	1	0	1	0	0	0	0			rs1			0	0	0	rd		1	1	1	0	0	1	1	CCP
1	1	1	1	1	1	0	1	0	0	0	1			rs1			0	0	0	rd		1	1	1	0	0	1	1	RPR
1	1	1	1	1	1	0	1	0	1	0	0			rs1			0	0	0	rd		1	1	1	0	0	1	1	QPIR
1	1	1	1	1	1	0	1	0	1	0	1			rs1			0	0	0	rd		1	1	1	0	0	1	1	QDTR
1	1	1	1	1	1	0	1	0	1	1	0			rs1			0	0	0	rd		1	1	1	0	0	1	1	QPTR
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	rd		1	1	1	0	0	1	1	SEAL
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	rd		1	1	1	0	0	1	1	UNSL

Misc:

1 1100.			
reg	alias	reg	alias
x0	zero	x16	a6
x1	rix	x17	a7
x2	frame	x18	s2
x3	rcd/root/core	x19	s3
x4	ctxt	x20	s4
x5	t0	x21	s5
х6	t1	x22	s6
x7	t2	x23	s7
x8	s0	x24	s8
x9	s1	x25	s9
x10	a0	x26	s10/bm
x11	a1	x27	cnst
x12	a2	x28	t3
x13	a3	x29	t4
x14	a4	x30	t5
x15	a5	x31	t6

.)

Implementation:

Instruction	rdst	rdat	rptr	raux	imm
sp.r	zero	rs3	rs1	rs2	
lp.r	rd	rs2	rs1		
SV	zero	rix	frame	rs1	index
rst	rd	rix	frame		index
qdtx					
qpi					
gcp					
рор					
rtlib	rix	rix	rcd	frame	
cpfc					
check					
sp	zero	rix	rs1	rs2	imm
lp	rd	rix	rs1		imm
jlib	rix	rix	rs1	frame	imm
alc	rd (≠ frame)	rs1	alc_addr	rs2	
alci.p	rd (≠ frame)	rs1	alc_addr		pi
alci.d	rd (≠ frame)	rs1	alc_addr		dt
alci	rd	rix	alc_addr	frame	pi & dt
pushg	rd	rix		frame	pi & dt
pusht	rd	rix		frame	pi & dt
alcb					
ciop					
сср					
rpr					
qpir					
qdtr		·		<u>- </u>	
qptr					
seal					
unsl					