

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
funct7							rs2					rs1					funct3			rd			opcode						R-type				
imm[11:0]												rs1					funct3			rd			opcode						I-type				
imm[12:5]							rs2					rs1					funct3			imm[4:0]			opcode						S-type				
imm[12 10:5]							rs2					rs1					funct3			rd			opcode						B-type				
imm[31:12]																								rd			opcode						U-type
imm[20 10:1 11 19:12]																								rd			opcode						J-type

Zbb: “Basic bit-manipulation” Extension

31	25 24							20 19					15 14			12 11		7	6						0					
0	1	0	0	0	0	0	0	rs2					rs1					1	1	1	rd		0	1	1	0	0	1	1	ANDN
0	1	0	0	0	0	0	0	rs2					rs1					1	1	0	rd		0	1	1	0	0	1	1	ORN
0	1	0	0	0	0	0	0	rs2					rs1					1	0	0	rd		0	1	1	0	0	1	1	XNOR
0	1	1	0	0	0	0	0	0	0	0	0	0	rs1					0	0	1	rd		0	0	1	0	0	1	1	CLZ
0	1	1	0	0	0	0	0	0	0	0	0	1	rs1					0	0	1	rd		0	0	1	0	0	1	1	CTZ
0	1	1	0	0	0	0	0	0	0	0	1	0	rs1					0	0	1	rd		0	0	1	0	0	1	1	CPOP
0	0	0	0	0	1	0	1	rs2					rs1					1	1	0	rd		0	1	1	0	0	1	1	MAX
0	0	0	0	0	1	0	1	rs2					rs1					1	1	1	rd		0	1	1	0	0	1	1	MAXU
0	0	0	0	0	1	0	1	rs2					rs1					1	0	0	rd		0	1	1	0	0	1	1	MIN
0	0	0	0	0	1	0	1	rs2					rs1					1	0	1	rd		0	1	1	0	0	1	1	MINU
0	1	1	0	0	0	0	0	0	0	1	0	0	rs1					0	0	1	rd		0	0	1	0	0	1	1	SEXT.B
0	1	1	0	0	0	0	0	0	0	1	0	1	rs1					0	0	1	rd		0	0	1	0	0	1	1	SEXT.H
0	0	0	0	0	1	0	0	0	0	0	0	0	rs1					1	0	0	rd		0	1	1	0	0	1	1	ZEXT.H
0	1	1	0	0	0	0	0	rs2					rs1					0	0	1	rd		0	1	1	0	0	1	1	ROL
0	1	1	0	0	0	0	0	rs2					rs1					1	0	1	rd		0	1	1	0	0	1	1	ROR
0	1	1	0	0	0	0	0	shamt					rs1					1	0	1	rd		0	0	1	0	0	1	1	RORI
0	0	1	0	1	0	0	0	0	0	1	1	1	rs1					1	0	1	rd		0	0	1	0	0	1	1	ORC.B
0	1	1	0	1	0	0	0	1	1	0	0	0	rs1					1	0	1	rd		0	0	1	0	0	1	1	REV8

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
funct7							rs2					rs1					funct3			rd			opcode							R-type		
imm[11:0]												rs1					funct3			rd			opcode							I-type		
imm[12:5]							rs2					rs1					funct3			imm[4:0]			opcode							S-type		
imm[12 10:5]							rs2					rs1					funct3			rd			opcode							B-type		
imm[31:12]																						rd			opcode							U-type
imm[20 10:1 11 19:12]																						rd			opcode							J-type

Zri: “Load/Store indirect with Index” Extension

31							25 24							20 19							15 14							12 11							7 6							0							
0 0 0 0 0 0 0							rs2							rs1							1 1 1							rd							0 0 0 0 0 1 1							LB							
0 0 0 0 0 0 1							rs2							rs1							1 1 1							rd							0 0 0 0 0 1 1							LH							
0 0 0 0 0 1 0							rs2							rs1							1 1 1							rd							0 0 0 0 0 1 1							LW							
1 0 0 0 0 0 0							rs2							rs1							1 1 1							rd							0 0 0 0 0 1 1							LBU							
1 0 0 0 0 0 1							rs2							rs1							1 1 1							rd							0 0 0 0 0 1 1							LHU							
0 0 0 0 0 0 0							rs3							rs1							1 1 1							rs2							0 1 0 0 0 1 1							SB							
0 0 0 0 0 0 1							rs3							rs1							1 1 1							rs2							0 1 0 0 0 1 1							SH							
0 0 0 0 0 1 0							rs3							rs1							1 1 1							rs2							0 1 0 0 0 1 1							SW							

```

lb    rd, rs2(rs1)
lh    rd, rs2(rs1)
lw    rd, rs2(rs1)
lbu   rd, rs2(rs1)
lhu   rd, rs2(rs1)
sb    rs2, rs3(rs1)
sh    rs2, rs3(rs1)
sw    rs2, rs3(rs1)

```

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
funct7							rs2					rs1					funct3					rd					opcode							R-type				
imm[11:0]												rs1					funct3					rd					opcode							I-type				
imm[12:5]							rs2					rs1					funct3					imm[4:0]					opcode							S-type				
imm[12 10:5]							rs2					rs1					funct3					rd					opcode							B-type				
imm[31:12]																										rd					opcode							U-type
imm[20 10:1 11 19:12]																										rd					opcode							J-type

Zor: “Objective RISC” Extension

Unprivileged:

31	25 24	20 19	15 14	12 11	7 6	0	
0 0 0 0 0 0 0	rs2	rs1	0 0 0	---	0 0 0 1 0 1 1	SP	
0 0 0 0 0 0 1	---	rs1	0 0 0	rd	0 0 0 1 0 1 1	LP	
0 0 0 0 0 1 0	---	rs1	0 0 0	---	0 0 0 1 0 1 1	SV	
0 0 0 0 0 1 1	---	---	0 0 0	rd	0 0 0 1 0 1 1	RST	
0 0 0 0 1 0 0	---	rs1	0 0 0	rd	0 0 0 1 0 1 1	QDTB	
0 0 0 0 1 0 1	---	rs1	0 0 0	rd	0 0 0 1 0 1 1	QDTH	
0 0 0 0 1 1 0	---	rs1	0 0 0	rd	0 0 0 1 0 1 1	QDTW	
0 0 0 0 1 1 1	---	rs1	0 0 0	rd	0 0 0 1 0 1 1	QDTD	
0 0 0 1 0 0 0	---	rs1	0 0 0	rd	0 0 0 1 0 1 1	QPI	
0 0 1 0 0 0 0	---	rs1	0 0 0	---	0 0 0 1 0 1 1	JLIB	
0 1 0 0 0 0 0	---	---	0 0 0	rd	0 0 0 1 0 1 1	GCP	
1 0 0 0 0 0 0	---	---	0 0 0	---	0 0 0 1 0 1 1	POP	
1 0 0 0 0 0 1	---	---	0 0 0	---	0 0 0 1 0 1 1	RTLIB	
1 0 0 0 0 1 0	---	---	0 0 0	---	0 0 0 1 0 1 1	CPFC	
1 0 0 0 0 1 1	---	---	0 0 0	---	0 0 0 1 0 1 1	CHECK	
imm[12:5]	rs2	rs1	0 0 1	imm[4:0]	0 0 0 1 0 1 1	SP	
imm[11:0]		rs1	0 1 0	rd	0 0 0 1 0 1 1	LP	
imm[16:5]		rs1	0 1 1	imm[4:0]	0 0 0 1 0 1 1	JLIBI	
0 0 0 0 0 0 0	rs2	rs1	1 0 0	rd	0 0 0 1 0 1 1	ALC	
pi[11:0]		rs1	1 0 1	rd	0 0 0 1 0 1 1	ALCI.P	
dt[11:0]		rs1	1 1 0	rd	0 0 0 1 0 1 1	ALCI.D	
pi[6:0]	dt[9:0]		1 1 1	rd	0 0 0 1 0 1 1	ALCI	

Machine Mode:

31	26	25	24	20	19	15	14	12	11	7	6	0	
1 1 1 1 1 1	0	0 0 0 0 0	0	0 0 0 0 0	0	0 0 0		rd		1 1 1 0 0 1 1		ALCB	
1 1 1 1 1 1	1	rs2			rs1			0 0 0	rd	1 1 1 0 0 1 1		CIOP	
1 1 1 1 1 1	0	1 0 0 0 0	rs1			0 0 0	rd	1 1 1 0 0 1 1			CCP		
1 1 1 1 1 1	0	1 0 0 0 1	rs1			0 0 0	rd	1 1 1 0 0 1 1			RPR		
1 1 1 1 1 1	0	1 0 1 0 0	rs1			0 0 0	rd	1 1 1 0 0 1 1			QPIR		
1 1 1 1 1 1	0	1 0 1 0 1	rs1			0 0 0	rd	1 1 1 0 0 1 1			QDTR		
1 1 1 1 1 1	0	1 0 1 1 0	rs1			0 0 0	rd	1 1 1 0 0 1 1			QPTR		
1 1 1 1 1 1	0	0 0 0 0 0	0	0 0 0 1 0	0 0 0	rd	1 1 1 0 0 1 1			SEAL			
1 1 1 1 1 1	0	0 0 0 0 0	0	0 0 0 1 1	0 0 0	rd	1 1 1 0 0 1 1			UNSL			