







#### HELLOFPGA. COM





























### **EEPROM**







# PL CLK












### LED

R50 330R

GREEN LED1

# BOOT




## BOOT


BOOT	S1	S2
JTAG		
QSPI	$\bigcirc$	
SD	$\bigcirc$	


HELLOFPGA. COM


Title	HELLOFPGA.COM					
Size B	Document Number <doc></doc>					Rev <re< th=""></re<>
Date:	Monday, May 01, 2023	Sheet	1	of	1	
		1				




#### HELLOFPGA. COM









#### **HDMI**

CLK	N22
D0	M21
D1	L21
D2	J21

RE I	עשע א
KEY1	K21
KEY2	Ј20
LED1	P20
LED2	P21

LCD 320X172

R15

P15

N15

M15

L16

LCD DC

LCD\_CS

LCD SCL

LCD SDA

LCD RES

### GigE phy

	- J- P	
ETH	TD0	E21
ETH	TD1	F21
ETH	TD2	F22
ETH	TD3	G20
ETH	TX_CTL	G22
ETH	TXC	D21
ETH	RD0	A22
ETH	RD1	A18
ETH	RD2	A19
ETH	RD3	B20
ETH	RX_CTL	A21
ETH	RXC	в19
ETH	MDIO	H22
ETH	MDC	G21

ETH INT

### **UART**

ZYNQ	TX	L17
ZYNQ	RX	M17

#### **EEPROM**

SCL	R20
SDA	R21

### 50M CLOCK

CLK M19

LCD BLK **T16** (LCD BLK : default high level by External pull-up resistance )

HELLOFPGA. COM

H18