


# Ch-1. Digital Electronics

Author - Morris Mano

Digital circuit is based on voltage and current nature.



i) Binary Logic :- It consists of some binary variables and logical operations carried out upon them.


ii) Variables :- A, B, C, ..., Z or a, b, c, ..., z [0,1]  
They exhibit either the value of 0 or 1.

iii) Logical Operations :- AND, OR, NOT

iv) Truth Table :- A table which takes all possible values and its combinations of input variable on one side and other side shows corresponding output of the function.


a) AND :-  $f = X \text{ AND } Y$

↳ logical multiplication ( $\cdot$ )




X	Y	f
0	0	0
0	1	0
1	0	0
1	1	1

→ AND circuit



c) NOT :-  $f = x'$ ,  $\bar{x}$

↳ logical inverter



X	f
0	1
1	0

## Boolean Algebra

↳ binary

If  $X$  is a boolean function of binary variables - a, b, c, then its output will also be binary.

$$X = f(a, b, c)$$

Postulates and Theorem :-

i) $X + 0 = X$	$\leftrightarrow$	$X \cdot 1 = X$
ii) $X + X' = 1$	$\leftrightarrow$	$X \cdot X' = 0$
iii) $X + X = X$	$\leftrightarrow$	$X \cdot X = X$
iv) $X + 1 = 1$	$\leftrightarrow$	$X \cdot 0 = 0$
v) $(X')' = X$	$\boxed{X + Y \cdot Z = (X+Y) \cdot (X+Z)}$	
vi) $X + Y = Y + X$	$\leftrightarrow$	$X \cdot Y = Y \cdot X$
vii) $X + (Y + Z) = (X + Y) + Z$	$\leftrightarrow$	$X \cdot (YZ) = (XY) \cdot Z$
viii) $X \cdot (Y + Z) = X \cdot Y + X \cdot Z$		
ix) $(X + Y)' = X' \cdot Y'$	$\leftrightarrow$	$(XY)' = X' + Y'$
x) $X + X \cdot Y = X$		

Application of above Thms

i)  $x + 0 = x$

$f = x + 0$

Hence,  $\boxed{x + \underline{0} = \underline{x}}$

$x$	$f$
0	0
1	1

$\} x$

ii)  $f = x + x'$ ,  $f' = x + x'$

Hence,  $\boxed{\underline{x} + \underline{x'} = \underline{1}}$

and  $\boxed{\underline{x} + \underline{x} = \underline{x}}$

$x$	$x'$	$f$	$f'$
0	1	1	0
1	0	1	1

iv)  $f = x + 1$

Hence,  $\boxed{\underline{x} + \underline{1} = \underline{1}}$

$x$	$f$
0	1
1	1

v)  $f = (x')'$

Hence,  $\boxed{\underline{(x')}' = \underline{x}}$

$x$	$x'$	$f$
0	1	0
1	0	1

$\} x$

viii)

$x$	$y$	$z$	$(y+z)$	$x.(y+z)$	$x.y$	$x.z$	$\frac{x.y}{x.z} +$
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

Hence,  $\boxed{\underline{x} \cdot (\underline{y} + \underline{z}) = (\underline{x} \cdot \underline{y} + \underline{x} \cdot \underline{z})}$

ix)  $(x+y)' = x'.y'$  — DeMorgan's Thm.

$x$	$y$	$x'$	$y'$	$(x+y)$	$(x+y)'$	$x'.y'$
0	0	1	1	0	1	1
0	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0

In DeMorgan's Thm  $\quad + \Leftrightarrow$   
 $\text{var} \Leftrightarrow (\text{var})'$

$$1) (x + y \cdot z)'$$

$$\Rightarrow x' \cdot (y \cdot z)' \quad (\text{By DeMorgan's Thm})$$

$$\Rightarrow x' \cdot \underline{(y' + z)}$$

$$2) (x'y + xz)'$$

$$\Rightarrow (x'y)' \cdot (xz)' \quad (\text{By DeMorgan's Thm})$$

$$\Rightarrow \underline{(x + y') \cdot (x' + z')}$$

$$3) [(x + yz)(x' + y)]'$$

$$\Rightarrow (x + yz)' + (x' + y)'$$

$$\Rightarrow x' \cdot (yz)' + x \cdot y'$$

$$\Rightarrow x' \cdot \underline{(y' + z')} + x \cdot y'$$

## # Complement of a Function

$$1) f = ABC' + AB + BC$$

So, the complement of  $f$  is

$$\bar{f} = (ABC' + AB + BC)'$$

$$\text{or, } \bar{f} = (ABC')'.(AB)'.(BC)' \quad (\text{By DeMorgan's Thm})$$

$$\text{or, } \bar{f} = (A' + B' + C).(\underline{A' + B'}).(\underline{B' + C'})$$

$$2) f = (x+y')(xyz + y')$$

So, the complement of  $f$  is

$$F = [(x+y')(xyz + y')]' \quad (\text{By DeMorgan's Thm})$$

$$\text{or, } \bar{f} = (x+y')' + (xyz + y')' \quad (\text{By DeMorgan's Thm})$$

$$\text{or, } \bar{f} = x' \cdot y + (x'+y'+z') \cdot y$$

## # MinTerm & Max Term

Dec.	x	y	z	Min term ( $m_i$ )	(Max term) $M_i$	$f_i$	$f_i'$
0	0	0	0	$x' \cdot y' \cdot z' - m_0$	$x + y + z - M_0$	0	1
1	0	0	1	$x' \cdot y' \cdot z - m_1$	$x + y + z' - M_1$	1	0
2	0	1	0	$x' \cdot y \cdot z' - m_2$	$x + y' + z - M_2$	0	1
3	0	1	1	$x' \cdot y \cdot z - m_3$	$x + y' + z' - M_3$	0	1
4	1	0	0	$x \cdot y' \cdot z' - m_4$	$x' + y + z - M_4$	1	0
5	1	0	1	$x \cdot y' \cdot z - m_5$	$x' + y + z' - M_5$	0	1
6	1	1	0	$x \cdot y \cdot z' - m_6$	$x' + y' + z - M_6$	0	1
7	1	1	1	$x \cdot y \cdot z - m_7$	$x' + y' + z' - M_7$	1	0

$$f = \frac{x'y'z + xy'z' + xyz'}{xyz}$$

'0' is represented by complement  
'1' is represented by complements

# Minterm and maxterms are complements of each other.

~~22/7/08~~  $f_1 = X'Y'Z + XY'Z' + XYZ \rightarrow$  This is sum of product

$$= \sum(M_1, M_4, M_7)$$

$$= \sum(1, 4, 7)$$

$\sum \Rightarrow$  Sum of min term

$$f_1' = (X'Y'Z + XY'Z' + XYZ)'$$

$$\text{or, } f_1' = (X'Y'Z)' \cdot (XY'Z')' \cdot (XYZ)'$$

$$\text{or, } f_1' = (X+Y+Z') \cdot (X'+Y+Z) \cdot (X'+Y'+Z')$$

$$\text{or, } f_1' = M_1 \cdot M_4 \cdot M_7$$

$$\text{or, } f_1' = \pi(M_1, M_4, M_7)$$

$$\text{or, } f_1' = \pi(1, 4, 7)$$

$\pi \Rightarrow$  Product of max term

Complementing above term

$$\text{or, } (f_1')' = f_1 = \{\pi(1, 4, 7)\}'$$

$$\text{or, } \overline{f_1} = \overline{\pi(0, 2, 3, 5, 6)} = \sum(0, 2, 3, 5, 6)$$

$$\text{eg: } f = XY + XZ \rightarrow \text{sum of product}$$

To convert into product of sum

$$\therefore f = (X+Y) \cdot (X+Z) \quad \{ \because X+YZ = (X+Y) \cdot (X+Z) \}$$

$$\text{or, } f = (X+Y)(X+Z)(X+Z)(Y+Z)$$

$$\text{or, } \overline{f} = \overline{(X+Y)(X+Z)(X+Z)(Y+Z)}$$

$$27) f = (x+y)(xy+z)(zx'+y')$$

To convert into sum of product,

$$\text{or, } f = [x \cdot xy + xz + y \cdot xy + yz] (zx' + y')$$

$$\text{or, } f = (xy + xz + xy + yz) (zx' + y')$$

$$\text{or, } f = \underline{\underline{xy'z + x'yz}}$$

### # Canonical or Standard Form:-

A boolean function is in canonical form if all of its terms are represented by maximum no. of variables.

$$\text{eg - } f = AB' + A'B$$

$$= \Sigma(1, 2)$$

Here both terms are made up of the two variables,  
hence they are in canonical form.

$$Q.1) f = x + x'y$$

$$\text{or, } f = x(y+y') + x'y$$

$$\text{or, } f = xy + xy' + x'y$$

$$\text{or, } f = \Sigma(1, 2, 3)$$

A	B	f
0	0	A'B' 0
0	1	A'B 1
1	0	AB' 2
1	1	AB 3

x	y	f
0	0	x'y' 0
0	1	x'y 1
1	0	xy' 2
1	1	xy 3

$$Q.2) f = xz + y'z + xy'z + x'$$

$$\text{or, } f = xz(y+y') + y'z(x+x') + xy'z + x'(y+y')$$

$$\text{or, } f = \underline{xyz} + \underline{x'y'z} + \underline{xy'z} + x'y'z + \underline{xyz} + x'y \\ + x'y'$$

$$\text{or, } f = xyz + x'y'z + x'y'z + x'y'z + x'y'z + x'y'z + x'y'z$$

$$\text{or, } f = xyz + \underline{x'y'z} + \underline{x'y'z} + x'y'z + x'y'z + x'y'z + \underline{x'y'z}$$

$$\text{Or, } f = XYZ + XY'Z + X'Y'Z + X'YZ + X'Y'Z'$$

$$+ X'Y'Z + X'Y'Z'$$

$$\text{or, } f = \sum(7, 5, 1, 3, 2, 0) \text{ or } f = \pi(4, 6)$$

$$\text{Q. 37 } f = (X+YZ').(X'+Y)(X+Z)$$

$$\text{Or, } f = (X+Y)(X+Z')(X'+Y)(X+Z)$$

$\{\because X+YZ = (X+Y).(X+Z)$

$$\text{Or, } f = (X+Y)(X'+Y)(X+Z')(X+Z)$$

$$\text{Or, } f = (XY + X'Y + Y)(X + XZ + XZ')$$

$$\text{Or, } f = (XY + \underline{XYZ} + \underline{XYZ'}) + (XY + \underline{XYZ} + \underline{XYZ'})$$

$$\text{Or, } f = XY + XYZ + XYZ'$$

$$\text{Or, } f = XYZ + XYZ' + XZY + XZY'$$

$$\text{Or, } f = XYZ + XYZ'$$

$$\text{Or, } f = (X+Y+Z \cdot Z')(X'+Y+Z \cdot Z')(X+Z'+YY')$$

$$(X+Z+YY')$$

$$\text{Or, } f = (X+Y+Z)(X+Y+Z')(X'+Y+Z)$$

$$(X'+Y+Z')(X+Z'+Y)(X+Z'+Y')$$

$$(X+Z+Y)(X+Z+Y')$$

$$\text{Or, } f = M_0 \cdot M_1 \cdot M_3 \cdot M_4 \cdot M_5 \cdot M_2$$

$$\text{Or, } f = \pi(0, 1, 2, 3, 4, 5)$$


\* NOTE: # For max term, use  $X \cdot X'$  and add

# For min term, use  $X + X'$  and multiply


## # Universal Gate :-

### 1) NAND gate :-


It is universal gate as all gates can be realized by it.



$$f = (A \cdot B)'$$




### OR $\rightarrow$



$$f = (A' \cdot B')' = A + B$$

### AND $\rightarrow$




$$f = A \cdot B$$

### 2) NOR gate :-




### OR $\rightarrow$



$$f = A + B$$

### AND $\rightarrow$



$$f = A \cdot B$$

- Q. Take  $f = xy' + x'yz + x'y'z'$   
Realise this function using NAND gates only, and separately by NOR gates only.

- Q. Realise half adder and half subtractor circuits.

### Half Adder

x	y	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \Sigma(1, 2)$$

$$\text{or, } S = x'y + xy'$$

$$C = xy$$

### Half Subtractor


x	y	d	Borrow
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$$d = \Sigma(1, 2)$$


$$\text{or, } d = x'y + xy'$$

$$\text{borrow} = x'y$$

### Half adder -



### Half subtractor -



29/07/08

Simplification of Boolean Function

If  $f = f(x, y, z)$

$$= \sum(1, 2, 3, 4, 5, 6)$$

↓

$$= \sum(\quad) \text{ (having lesser terms)}$$


Methods for simplification :-

1&gt; Algebraic method

2&gt; Karnaugh's Map (K-Map)

K-Map2 variable

	x	y
0	0	0
1	0	1
2	1	0
3	1	1



⇒ x is represented by 2 and 3

⇒ y is represented by 1 and 3

Ex:-  $f = \sum(1, 2, 3)$


Simplifying by algebraic method

$$f = x'y + x'y' + xy$$

$$\text{or, } f = x'y + x(y+y')$$

$$\text{or, } f = x'y + x = (x+x')(x+y) = x+y$$

Simplifying by K-Map



If term is present, put '1'  
else '0'.


⇒ If there are side by side common blocks, pair them up.

Each pair is represented by one term  
so,  $X'Y + XY = X$

$$\text{Eq: } f = \sum(2, 3)$$

	x	y
0	0	0
1	0	1
2	1	0
3	1	1

$$= XY' + X'Y = X$$



$$\Rightarrow f = X (representing pair by one term)$$


$$11^{\text{th}} \text{ for } f = \sum(0, 1, 2, 3)$$

1	0	1	1
1	2	1	3
1	1	1	1

$$, f = 1$$

For 3-variable system,

	x	y	z
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



eg  $f = X'YZ + XY'Z' + XYZ + XYZ'$   
 $= \sum(3, 4, 7, 6)$

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
X	{	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	}
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Y	{	1	1	1	1	1	1	1	1	1	1	1	1	1	1	}
			1	1	1	1	1	1	1	1	1	1	1	1	1	1	

So,  $f = XY + YZ + XZ'$

Q.1) If  $A'C + A'B + AB'C = f$ , simply?

Solution

$$f = A'C(B+B') + A'BC(C+C') + AB'C$$

$$f = \underline{A'BC} + \underline{A'B'C} + \underline{A'BC} + \underline{A'BC'} + \underline{AB'C}$$

$$f = AB'C + A'BC + A'BC' + A'B'C$$

$$f = \sum(5, 1, 3, 7)$$

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
A	{	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	}
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	B	{	1	1	1	1	1	1	1	1	1	1	1	1	1	1	}
			1	1	1	1	1	1	1	1	1	1	1	1	1	1	

$$f = \underline{A'B} + \underline{B'C}$$

Q.2)  $F = \sum(0, 2, 4, 5, 6)$


$$f = \underline{\underline{XY'}} + Z'$$

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
X	{	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	}
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Y	{	1	1	1	1	1	1	1	1	1	1	1	1	1	1	}
			1	1	1	1	1	1	1	1	1	1	1	1	1	1	

NOTE :- i) Combining Two blocks decreases 1 variable, for four blocks decreases by 2 variables for eight blocks decreases by 3 variables


Four variables K map

w	x	y	z	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
1	0	0	0	-	0	0	-	0	0	-	0	-	0	0	-	0	0	-	
2	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
3	0	0	0	-	0	0	-	0	-	0	-	0	-	0	-	0	-	0	
4	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
5	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
6	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
7	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
8	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
9	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
10	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
11	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
12	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
13	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
14	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	
15	0	0	0	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	



Q.1) Simplify  $F(w, x, y, z) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$

Solution




$$F(w, x, y, z) = Y' + XZ' + W'Z$$

w


$$Q.2) f(w_1, x, y, z) = \sum (2, 3, 12, 13, 14, 15)$$

Solution



$$\begin{aligned} F(w_1, x, y, z) \\ = w_1 x + w_1' x' y \end{aligned}$$

# Five Variable K-map :- (A, B, C, D, E)



# Simplification of the function

## Product of sum

$$F = \Sigma(0, 1, 2, 5, 8, 9, 10)$$

Eg:-  $F = \Sigma(1, 3, 4, 6) \Rightarrow SOP$

$x$	{	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>10</td></tr> <tr><td>0</td><td>11</td></tr> <tr><td>1</td><td>12</td></tr> <tr><td>0</td><td>13</td></tr> <tr><td>1</td><td>14</td></tr> <tr><td>0</td><td>15</td></tr> <tr><td>0</td><td>16</td></tr> <tr><td>1</td><td>17</td></tr> </table> <td>}</td> <td><math>y</math></td>	0	10	0	11	1	12	0	13	1	14	0	15	0	16	1	17	}	$y$
0	10																			
0	11																			
1	12																			
0	13																			
1	14																			
0	15																			
0	16																			
1	17																			

$$F = X'Z + XZ'$$

$$F = \Sigma(1, 3, 4, 6) \Rightarrow$$

or,  $F = \Pi(0, 2, 5, 7) \Rightarrow POS$

$x$	{	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td></tr> <tr><td>0</td><td>14</td></tr> <tr><td>0</td><td>15</td></tr> <tr><td>1</td><td>16</td></tr> <tr><td>0</td><td>17</td></tr> </table> <td>}</td> <td><math>y</math></td>	0	0	1	1	0	14	0	15	1	16	0	17	}	$y$
0	0															
1	1															
0	14															
0	15															
1	16															
0	17															

$$F' = XZ + X'Z'$$

or,  $F = (X' + Z').(X + Z)$

Q.1)  $F(w, x, y, z) = \Sigma(0, 1, 2, 5, 8, 9, 10)$

Simplify the function in product of sum form.

Solution

$$F = \Pi(3, 4, 6, 11, 12, 13, 14, 15)$$

$w$	$x$	$y$	$z$
0	1	1	1
1	0	1	1
0	1	0	1
1	0	0	1
0	0	0	0
1	1	0	0
1	0	1	0
0	1	1	0

B

A

C

$$F' = AB + CD + BD'$$

$$F = (A' + B') \cdot (C' + D') \cdot (B' + D')$$

### # Don't Care Condition :-

These are combinations which are mathematically and logically true, but cannot be implemented.

w x y z	L <sub>0</sub>	L <sub>1</sub>	L <sub>2</sub> - L <sub>4</sub> ... L <sub>9</sub>
0 0 0 0	1	0	0 ... 0
0 1 0 0	0	0	0 ... 1 ... 0
1 0 0 0	0	0	0 ... 0 ... 1
1 0 0 1	0	0	0 ... 0 ... 0 ... 1
1 0 1 0	X	-	-

*X → don't care.*

Q.1) Simplify

$$F(w, x, y, z) = \Sigma(1, 3, 7, 11, 15)$$

$$d(w, x, y, z) = \Sigma(0, 2, 5)$$

Solution,

		z					
		x		1	1	1	x
		w		0	x	1	0
				0	1	1	0
				0	0	1	0
				0	0	1	0

y

*X → not necessarily needed to be combined.*

$$F = YZ + X'W'$$

# Simplification of Boolean Function

Quine McClusky Method:- (Fabulation method)

$$\text{Simplify } F = \Sigma(10, 11, 14, 15)$$

Soln

Since, max is 15, 4 variables required,

Dec	w	x	y	z
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
8	1	0	0	0
10	1	0	1	0
11	1	0	1	1
14	1	1	1	0
15	1	1	1	1

Step 1 :- Categorise minterms according to no. of 1's they contain

Step 2 :- Combine two successive elements differing in only one bit

Dec	w	x	y	z
0, 1	0	0	0	-
0, 2	0	0	-	0
0, 8	-	0	0	0
2, 10	-	0	1	0
8, 10	1	0	-	0
10, 11	1	0	1	-
10, 14	1	-	1	0
11, 15	1	-	1	1
14, 15	1	1	1	-

$0 = w'x'y'z' +$   
 $w'x'y'z$   
 $= w'x'y'$

# Quine McClusky Method:- (Fabulation method)

$$\text{Simplify } F = \Sigma(10, 11, 14, 15)$$

Soln

Since, max is 15, 4 variables required,

Dec	w	x	y	z
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
8	1	0	0	0
10	1	0	0	1
11	1	0	1	1
14	1	1	1	0
15	1	1	1	1

Step 1 :- Categorise minterms according to no. of 1's they contain

Step 2 :- Combine two successive elements differing in only one bit

Dec	w	x	y	z
0, 1	0	0	0	-
0, 2	0	0	-	0
0, 8	1	0	0	0
2, 10	-	0	1	0
8, 10	1	0	-	0
10, 11	1	0	1	-
10, 14	1	-	1	0
11, 15	1	-	1	1
14, 15	1	1	1	-

$0 = w'x'y'z' + w'x'y'z$   
 $\neq w'x'y'$

Step 3:- Repeat step 2.

Dec	w	x	y	z	
0, 1	0	0	0	-	$\rightarrow w'x'y'$
(0, 2)(8, 10)	-	0	-	0	$\rightarrow x'z'$
(0, 8)(2, 10)	-	0	-	0	$\rightarrow x'z'$
(10, 11), (14, 15)	1	-	1	-	$\rightarrow wy$
(10, 14), (11, 15)	1	-	1	-	$\rightarrow wy$


This cannot be simplified further, as no term with single bit differ

$\therefore$  we write corresponding values on RHS.

$$\therefore F = w'x'y' + x'z' + wy$$

Now, two cases arise:

- i) Prime implicate and ii) Essential prime implicant.



$$\text{Hence, } F = wy + x'z' + w'x'y'$$

Q. Simplify the boolean function. Find its prime implicant and essential prime implicant of function  
 $F(w, x, y, z) = \Sigma(1, 4, 6, 7, 8, 9, 10, 11, 15)$

Soln:

Step I :-

Dec	w	x	y	z
1	0	0	0	1
4	0	1	0	0
8	1	0	0	0
6	0	1	1	0
9	1	0	0	1
10	1	0	1	0
7	0	1	1	1
11	1	0	1	1
15	1	1	1	1

Step II :-

Dec	w	x	y	z
1, 9	-	0	0	1
4, 6	0	1	0	0
8, 9	1	0	0	0
8, 10	1	0	0	-
6, 7	0	1	1	-
9, 11	1	0	-	1
10, 11	1	0	1	-
7, 15	-	1	-	1
11, 15	1	-	1	1

Step III :-

Dec	w	x	y	z	
1, 9	-	0	0	1	$w'y'z'$
4, 6	0	1	-	0	$w'xz'$
(8, 9), (10, 11)	1	0	-	-	$wx'$
6, 7	0	1	1	-	$w'xy$
9, 11	1	0	-	1	-
10, 11	1	0	1	-	-
(7, 15)	-	1	1	1	$xyz$
(11, 15)	1	-	1	1	$wyz$

$$F = w'y'z + w'xz + w'x' + w'xy + xyz + wyz$$

	1	4	6	7	8	9	10	11	15
(1, 9) $w'y'z$	x					x			
(8, 9, 10, 11) $wx'$					x	x	x	x	
(4, 6) $w'xz'$	x	x							
(6, 7) $w'xy$			x	x					
(7, 15) $xy$					x				x
(11, 15) $wyz$						x	x		

## # Parity Checker :-

Design circuit that will take 4-bit number and check whether there are odd number of '1' or even number of '1'

If all bits are zero, no led will go

A	B	C	L <sub>1</sub>	L <sub>2</sub>
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	0

Simplifying by K-map.

L<sub>1</sub>

		1	
		1	1

$$L_1 = A'B'C + AB'C + ABC$$

L<sub>2</sub>

	1	1	1
1	1	1	X

$$L_2 = A'B'C + A'BC' + AB'C' + ABC$$

#

Decimal	Binary coded decimal				Excess-3 code		
	A	B	C	D	W	X	Y
0	0	0	0	0	0	0	1
1	0	0	0	1	0	1	0
2	0	0	0	0	1	1	0
3	0	0	0	1	0	0	1
4	0	0	0	0	1	0	0
5	0	0	0	1	1	0	0
6	0	0	0	0	0	1	1
7	0	0	0	0	0	1	1

## # Excess-3 code

- Q. Design a digital circuit that will convert 4-bit BCD number to excess-3 code.

Soln

decimal	A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	1	0	1	0	x	x	x	x
:	:	:	:	:	x	x	x	x

$$W = \sum(5, 6, 7, 8, 9) + d \sum(10, 11, 12, 13, 14, 15)$$

$$X = \sum(1, 2, 3, 4, 9) + d \sum(10, 11, 12, 13, 14, 15)$$

$$Y = \sum(0, 3, 4, 7, 8) + d \sum(10, 11, 12, 13, 14, 15)$$

$$Z = \sum(0, 2, 4, 6, 8) + d \sum(10, 11, 12, 13, 14, 15)$$


[ $\because d = \text{Don't care}$ ]

# Combinational Logic



Output depends only on input.

## Sequential logic



Output depends not on input but also on values processed before (which are kept in memory).

Examples of combinatorial logic:-

- Adder
- Subtractor
- Code converter
- Multiplexer
- De-multiplexer



### a) Half Adder -

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A B' + A' B$$

$$S = A \oplus B$$

$$C = A \cdot B$$



## b) Full Adder -

A	B	C	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \sum (1, 2, 4, 7)$$

$$\text{or, } S = A'B'C + A'B'C' + AB'C' + ABC$$

$$\text{or, } S = A'(B'C + BC') + A(B'C' + BC)$$

$$\text{or, } S = A'(B \oplus C) + A(B'C' + BC)$$

$$\text{or, } S = A'(B \oplus C) + A(BC' + B'C)$$

$$\text{or, } S = A'(B \oplus C) + A(B \oplus C)'$$



$$\text{or, } \bar{S} = \overline{A \oplus B \oplus C}$$

$$\text{Carry} = \sum (3, 5, 6, 7)$$

$$\text{or, Carry} = A'B'C + AB'C + ABC' + ABC$$


$$\text{or, Carry} = CCA'B + AB' + AB(C + C')$$

$$\text{or, } \underline{\underline{\text{Carry}}} = \underline{\underline{C}} \cdot (\underline{\underline{A}} \oplus \underline{\underline{B}}) + \underline{\underline{A}} \underline{\underline{B}}$$



Q. Design a full adder circuit using two half adder and an or gate.

Soln



$$\text{eg: } A = 10111 \\ B = 10011$$


$$A+B = \begin{array}{r} 10111 \\ 10011 \\ \hline 101010 \end{array}$$

$$x = 1011$$

$$y = 1110$$

$$x+y = \begin{array}{r} 10111 \\ 1110 \\ \hline 11001 \end{array}$$

Block Diagram of full adder



Assignment - Design a parallel adder circuit that will perform both 2's complement addition and subtraction depending on the user's choice.


Q. Design a logic ckt. that will perform the following operation?

If the number of vehicles is hundred or more than 100, then that particular road will be shown green light.

If a situation comes that more than one road have more than or equal to 100 vehicles, then depending on the road priority, the green light will be shown.




Q. Design a logic circuit that will compare two 2-bit numbers and accordingly, output will be shown.



Full subtractor

A	B	C	D	$B_o$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

# Parallel Adder :- (4-bit)



Delay is time required to carry out operation.

If delay for 1 bit operation is 't' sec  
Then for 'n' bit, will be 'nt' seconds.


## # Carry Look Ahead Adder :-

A	B	$C_{i-1}$	$C_i$	S
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	1	0	1	0
1	0	0	0	1
1	1	0	1	0
1	1	1	1	1

No carry

Carry propagate or  $C_i(n) = C_{i-1} \oplus A_i \oplus B_i$

$C_i = \overline{A_i} \cdot \overline{B_i}$



So,

$$S_i = P_i \oplus C_{i-1}$$

$$C_i = G_i + P_i \cdot C_{i-1}$$

where,  $P_i = A_i \oplus B_i$ ,  $G_i = A_i \cdot B_i$

$$C_i = G_i + P_i \cdot C_{i-1}$$

$$\therefore C_1 = G_1 + P_1 \cdot C_0$$

$$C_2 = G_2 + P_2 \cdot C_1$$


$$C_3 = G_3 + P_3 \cdot C_2$$

$$\vdots$$

$$S_i = P_i \oplus C_{i-1}$$

$$S_5 = P_5 \oplus C_4$$

⋮






## # ENCODERS :- $2^n$ to n-line

- Q. Implement octal to binary conversion using an encoder.

Soln

Input line = 0 to 7 = 8 lines.

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$\dots$	$D_7$	$x$	$y$	$z$
1	0	0	0	0		0	0	0	0
0	1	0	0	0		0	0	0	1
0	0	1	0	0		0	0	1	0
0	0	0	1	0		0	0	1	1
0	0	0	0	1		0	1	0	0
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	0	0	0	0		1	1	1	1



$$x = D_4 + D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$


$$z = D_1 + D_3 + D_5 + D_7$$

# Multiplexer - It is a combinatorial circuit that selects a single input from all the possible input or output.

Denoted as  $2^{n+1}/1$

where 'n' is no. of variables,

no. of selection lines (S) is always  $n+1$ .




$$\text{If } S=0, f = I_0$$

$$S=1, f = I_1$$


S	f
0	$I_0$
1	$I_1$

$$\Rightarrow f = \bar{S}I_0 + SI_1$$




for  $n=3 \Rightarrow 2^{n+1}/1 \Rightarrow 4/1$  multiplexer

selection lines  $\Rightarrow n+1 = (3-1) = 2$




$S_1$	$S_0$	f
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$\therefore f = \bar{S}_1\bar{S}_0I_0 + \bar{S}_1S_0I_1 + S_1\bar{S}_0I_2 + S_1S_0I_3$$




7) MUX  
 circuit that selects a single input from all the possible input or output.  
 Denoted as  $2^{n+1}/1$   
 where 'n' is no. of variables,  
 no. of selection lines (S) is always  $n$




$$\text{If } S=0, f=I_0$$

$$S=1, f=I_1$$

S	f
0	$I_0$
1	$I_1$


$$\Rightarrow f = \bar{S}I_0 + SI_1$$


for  $n=3 \Rightarrow 2^{n+1}/1 \Rightarrow 4/1$  multiplexer  
 selection lines  $\Rightarrow n-1 = (3-1) = 2$



$S_1$	$S_0$	f
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$\therefore f = \bar{S}_1\bar{S}_0I_0 + \bar{S}_1S_0I_1 + S_1\bar{S}_0I_2 + S_1S_0I_3$$



Q. Implement the following function using multiplexer. Select B and C as selection line.

$$f = \underbrace{\bar{A}\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC}_{4 \text{ inputs}}$$

Soln


No. of variables,  $n = 3$

Multiplexer will be  $2^3-1/1 = 4/1$

No. of selection lines =  $(3-1) = 2 (B, C)$

Truth Table

B	C	f
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>



$$f = \bar{B}\bar{C}I_0 + \bar{B}CI_1 + B\bar{C}I_2 + BC\bar{I}_3$$

Comparing with  $f = \bar{A}\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC$

$$I_0 = A, I_1 = A, I_2 = \bar{A}, I_3 = A$$

Q. Solve above problem by selecting A and C as the control line.

Q. Implement the function  $f = XY\bar{Z} + \bar{X}Y$ .

Using a multiplexer select Y and Z as selection line (0,0,x,0).

Q.  $f(A, B, C) = \sum(0, 2, 4, 6)$ , A, B as control line.

Note:- 0 also implied by ground, '1' denoted by V<sub>cc</sub>.

~~12/8/08~~ Q. Implement the function using multiple and 'A'B' as control line.

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$


Soln

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

$$= A'B'C + A'B'C + AB'C + ABC' \quad (1)$$

$n=3$ ,  $n-1=2$  = select line

$$\text{Size of multiplexer} = 2^{3+1}/1 = 4/1$$



$S_0$	$S_1$	$f$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$f = A'B'I_0 + A'B'I_1 + AB'I_2 + ABI_3$$

Comparing with (1) we get,

$$I_0 = I_1 = I_2 = C, \quad I_3 = C'$$

	$I_0$	$I_1$	$I_2$	$I_3$		A	B	C
$\bar{C}$	0	2	4	6		0	0	0
C	1	3	5	7	Terms present in Q.	1	0	0
	C	C	C	C'		2	0	1

→ If both present then '1'.

→ If none present then '0'.

→ If anyone present then

That one (either  $x$  or  $\bar{x}$ )

Q. Implement function  $f$  as  $F(A, B, C, D)$   
 $= \sum(2, 4, 6, 8, 10, 11, 12, 14)$ . Using a 4/1  
 multiplexer. Consider A, C are the select lines.

Soln

$n = 4$ , Multiplexer = 8/1 MUX

But we are given 4/1 MUX.


$$F(A, B, C, D) = \cancel{A'B'C'D} + \cancel{A'B'C'D'} +$$

$$A'B'CD' + A'BC'D' +$$

$$AB'C'D' + AB'CD +$$

$$ABC'D' + ABCD'$$

	A	B	C	D
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	1	0
5	0	1	1	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	1	0	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1




$$f = A'C'I_0 + A'C'I_1 + AC'I_2 + AC'I_3$$

AC	f
00	I <sub>0</sub>
01	I <sub>1</sub>
10	I <sub>2</sub>
11	I <sub>3</sub>

Comparing,

$$I_0 = BD', I_1 = D', I_2 = D', I_3 = B' + BD'$$




Q. Design a combinational circuit that generates the 9's complement of a 4-bit BCD number.


Soln

	a	b	c	d	w	q's complement		
	x	x	x	x	a	b	c	d
0	0	0	0	0	1	0	0	1
1	0	0	0	1	1	0	0	0
2	0	0	1	0	0	1	1	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	0	1
5	0	1	0	1	0	1	0	0
6	0	1	1	0	0	0	1	1
7	0	1	1	1	0	0	1	0
8	1	0	0	0	0	0	0	1
9	1	0	0	1	0	0	0	0

Simplify by K-map,



$$w = b'c'a'$$



$$x = bc'd + b'cd$$


$$Y = \overline{c}d$$

		a	b	c	d	
	0	0	0	1	1	0
0	0	0	0	1	1	1
x	x	x	x	x	x	x
0	0	0	x	x	x	x


$$Z = d'$$

		a	b	c	d	
	0	0	0	1	1	0
0	0	0	0	1	1	1
x	x	x	x	x	x	x
1	0	x	x	x	x	x

$$\omega = a'b'c', x = bc' + b'c, y = c, z = d' \\ = b \oplus c$$



# 14/08/10 # Read Only Memory (ROM)



Here row analogy of decoder is specified by the row of inputs taken. As  $A=0, B=0, C=0$  will be 0<sup>th</sup> row of decoder and so on.

⇒ This particular combination of A, B and C specifying ~~an address~~ a row is called Row address.

⇒ Hence, A, B and C are Address Lines.

⇒ Word :- It is a group of binary information. It depends on machine configuration.

Word length is also no. of columns in decoder.


In above figure, word length = 9 bits.

$$\begin{aligned} \text{Size of Row} &= \text{No. of rows} \times \text{word length} \\ &= 8 \times 9 \text{ bits} = \underline{\underline{72 \text{ bits}}} \end{aligned}$$


A 32-bit system implies amount of data or row-addresses fetched at a time, here being 3.

In order to read one row completely, we require output lines equal to the word length from that row.


### # Seven Segment Display :-



$\Rightarrow$  To display '0'




$\Rightarrow$  To display '2'



$\Rightarrow$  To display '1'



$\Rightarrow$  To display '3'




- Q. Design a combinational circuit that will decode the input BCD number to seven segment display.

Soln

Inputs - 4

Outputs - 7 (a,b,c,d,e,f,g)

	w	x	y	z
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	0	1
4	0	0	1	0
5	0	1	0	0
6	0	1	1	0
7	0	1	1	1



$$a = \sum(0, 2, 3, 5, 6, 7, 8, 9)$$

$\omega$

$z'$	0	1	2	3
0	0	1	1	1
1	1	0	1	0
x	x	x	x	x
1	1	1	0	0

$y$

$$b = \sum(0, 1, 2, 3, 7, 8, 9)$$

$\omega$

$z'$	0	1	2	3
0	0	1	0	1
x	x	x	x	x
1	1	1	x	x

$y$

	a	b	c	d	e	f	g
0	1	1	1	1	1	1	0
1	0	1	1	0	0	0	0
2	1	1	0	1	1	0	0
3	1	1	1	1	0	0	1
4	0	0	0	1	0	0	1
5	1	0	0	1	1	0	1
6	1	0	0	1	1	1	1
7	1	1	1	1	0	0	0
8	1	1	1	1	1	1	1
9	1	1	1	1	1	0	1

$$a = y + \omega'x' + \omega'x'y'z' + \omega'xy'z$$

$$b = \omega + \omega'x' + \omega'xyz$$


$$\text{or } b = \omega + \omega'(x' + xyz)$$

$$\text{or, } b = \omega' + \omega'(1 + (x' + yz))$$

$$\text{or, } b = 1 + \omega'(x' + yz)$$

18/8/08


## # Sequential Circuits



## Sequential Circuit

## Asynchronous sequential circuit




(Output changes depending upon nature of inputs)  
 Each module gets different clock pulse.



Output changes as '1' comes and remains till again '1' comes (i.e., in next positive half cycle)

## Synchronous sequential circuit

(Along with I/P, another input is taken which is clock pulse which decides how much time a particular O/P remains there)




# The blocks might process with different way, so, a clock called master clock is used to synchronise the pulses. But, if they have different clock speed, then they are asynchronous in nature.

## # FLIP-FLOP S-

It is a sequential circuit that exhibits two stable states, one is set and the other is reset.

Verify common diagram FF -



S	R	Q	Q'
0	1	0	1
0	0	0	1
-	-	1	0
0	0	1	0
1	1	0	0

If both set(S) and reset(R) are 0, and 0, then previous value will be copied.

If ~~S=0~~, S=1, R=1, we get Q=0, Q'=0 which is not possible and hence doesn't exist.



S	R	Q <sub>n+1</sub>
0	0	Q <sub>n</sub>
0	1	0
1	0	1
1	1	→

Q <sub>n</sub>	S	R	Q <sub>n+1</sub>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	→
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	→


19/8/10 There are four types of flip-flop's

- 1> SR FF (Set, Reset FF)
- 2> D FF (Delay FF)
- 3> JK FF
- 4> T FF (Toggle FF)

# SR - FF



By K-map.



$Q_n$	$S$	$R$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	1
1	1	1	0

$Q_{n+1} = S + Q_n R'$   $\Rightarrow$  characteristic equation

Excitation Table


$Q_n$	$Q_{n+1}$	$S$	$R$
0	0	0	0
0	1	0	1

Note = - Res  
is also called  
'Clear'


$Q_n$	$Q_{n+1}$	$S$	$R$
1	0	0	1
1	1	0	0

## State Diagram :-

OX



$Q=0 \Rightarrow$  Reset state,  $Q=1$ , set state.  
 # Delay Flip Flop (DFF)




$Q_n$	$D$	$Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1

Whatever is the input  
That is the output.


$$\text{or, } Q_{n+1} = D$$

## Excitation Table :-


$Q_n$	$Q_{n+1}$	$D$
0	0	0
0	1	1
1	0	0
1	1	1



## State Diagram :-



# # JK-FF



## Truth Tables -

$Q_n$	J	K	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


1	1	1	1
1	1	1	1

$$Q_{n+1} = JQ_n + K'Q_n$$


## Excitation Table -

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

## STATE DIAGRAM :-




# # T-FF



Truth Table :-

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0




$$Q_{n+1} = Q_n' T + Q_n T'$$


$\Rightarrow$  some inputs give zero,  
else one.

Excitation Table

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0


State Diagram -



i) Sequence Generator - (Using DFF)


Simplifying by K-map,

$$D_A = (A_n \oplus B_n)C_n', \quad D_B = B_n'C_n', \quad D_C = 0$$



Though FF's same, but combinational logic are different resulting in different propagation times. So, to get results at same time, we have to synchronise it, which is done by clock pulse.

State Diagram :- There are 4 states as there are 4 combinations of inputs.



Q. Generate a sequence  $\rightarrow 1 \rightarrow 6 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2$   
using J-K FlipFlop.

Solution

A <sub>n</sub>	B <sub>n</sub>	C <sub>n</sub>	A <sub>n+1</sub>	B <sub>n+1</sub>	C <sub>n+1</sub>	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	J <sub>C</sub>	K <sub>C</sub>
0	0	1	1	1	0	1	X	1	X	X	1
1	1	0	1	0	1	X	0	X	1	1	X
1	0	0	1	0	0	X	0	0	X	X	1
1	0	0	0	1	1	1	X	1	1	X	1
0	1	1	0	1	0	0	0	X	0	X	1
0	1	0	0	0	1	1	0	X	X	1	X

Simplify by K-map,

J		C <sub>n</sub>	
A <sub>n</sub>		1	X
0	0	X	X
		B <sub>n</sub>	

$$J_A = A_n'$$

C <sub>Bn</sub>	
A <sub>n</sub>	
0	X
X	X

$$J_B = A_n' B_n' + A_n' C_n$$

$$= A_n' (B_n' + C_n)$$

C <sub>n</sub>	
A <sub>n</sub>	
X	1
X	X

$$J_C = C_n$$



C <sub>n</sub>	
A <sub>n</sub>	
X	0
X	X

(Q1) Design a sequential circuit with 4 flip-flops A, B, C, D. The next step of B, C and D are equal to the present state of A, B and C respectively. The next state of A is equal to the exclusive OR (XOR) of the present state of C and D.

## Solution

let present states A, B, C, D.


Next states are  $A(t+1)$ ,  $B(t+1)$ ,  $C(t+1)$  and  
  $D(t+1)$



$D_A$	$D_B$	$D_C$	$D_D$	Aout	Bout	Cout	Dout	$D_{Aout}$	$D_{Bout}$	$D_{Cout}$	$D_{Dout}$
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	1	0	0	0
0	0	1	0	1	0	0	1	1	0	0	0
0	0	1	1	0	0	0	1	0	0	0	1
0	1	0	0	0	0	1	0	0	0	0	0
0	1	0	1	1	0	1	0	1	0	1	0
0	1	1	0	1	0	1	1	1	0	0	1
0	1	1	1	0	0	1	1	0	0	0	1

A	B	C	D	A <sub>n+1</sub>	B <sub>n+1</sub>	C <sub>n+1</sub>	D <sub>n+1</sub>	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>	D <sub>D</sub>
1	0	0	0	0	1	0	0	0	1	0	0
1	0	0	1	1	1	0	0	1	1	0	0
1	0	1	0	1	1	0	1	1	1	0	1
1	0	1	1	0	1	0	1	0	1	0	1
1	1	0	0	0	1	1	0	0	1	1	0
1	1	0	1	1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1	1	1	1	1
1	1	1	1	0	1	1	1	0	1	1	1

So,  $D_A = C \oplus D$ ,  $D_C = B$   
 $D_B = A$ ,  $D_D = C$



Q.27

Personal state		$x=0$		$x=1$	
A	B	A	B	A	B
0	0	0	0	0	1
0	1	1	0	0	1
1	0	1	0	1	1
1	1	1	1	0	0

Design a sequential circuit with two JK FlipFlop A and B. Use  $x$  as an external input to the circuit. The present state and next state of the flipflop varies according to the table.

## Solution

A <sub>11</sub>	B <sub>11</sub>	x	A <sub>11</sub> (H)	B <sub>11</sub> (H)	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>
0	0	0	0	0	0	x	0	x
0	0	0	-1	0	0	x	1	x
0	0	0	-1	0	-1	0	x	1
0	0	0	-1	0	0	0	x	0
0	0	0	-1	0	0	0	0	x
0	0	0	-1	0	0	0	0	0
0	0	0	-1	0	0	0	0	0
0	0	0	-1	0	0	0	0	0

For J<sub>A</sub>

$$A \left\{ \begin{array}{|c|c|c|c|} \hline & & & x \\ \hline 0 & 0 & 0 & 1 \\ \hline X & X & X & X \\ \hline \end{array} \right\} B$$

$$J_A = x' B$$

For J<sub>B</sub>,

$$A \left\{ \begin{array}{|c|c|c|c|} \hline & & & x \\ \hline 0 & 1 & X & X \\ \hline 0 & -1 & X & X \\ \hline \end{array} \right\} B$$

$$J_B = \boxed{B}x$$

For K<sub>A</sub>


$$A \left\{ \begin{array}{|c|c|c|c|} \hline & & & x \\ \hline X & X & X & X \\ \hline 0 & 0 & 1 & 0 \\ \hline \end{array} \right\} B$$

$$K_A = Bx$$

For K<sub>B</sub>,


$$A \left\{ \begin{array}{|c|c|c|c|} \hline & & & x \\ \hline X & X & 0 & 1 \\ \hline X & X & X & 0 \\ \hline \end{array} \right\} B$$

$$K_B = \cancel{x'B} \text{ or } B \cancel{x'} \\ x'A' + Ax$$




Assignment - Pg-253, Prob 6.10, 6.11, 6.12,  
6.14, 6.27

6.10) The full-adder of fig. P6-10 receives two external inputs  $x$  and  $y$ ; the third input  $z$  comes from the output of a D Flipflop. The carry output is transferred to the flipflop every clock pulse. The external  $s$  output gives the sum of  $x$ ,  $y$  and  $z$ . Obtain state table and state diagram of sequential circuit.



6-11) Derive state table and state diagram of sequential circuit. What is the function of the circuit?

6-2



6-12) A sequential circuit has four flipflops  $A, B, C, D$  and an input  $x$ . It is described by following state equations:-

$$A(t+1) = C'D' + C'D)x + (CD + C'D')x'$$

$$B(t+1) = A$$

$$C(t+1) = B$$

$$D(t+1) = C$$

(a) Obtain sequence of states when  $x=1$ , starting from state  $ABCD = 0001$ .

(b) Obtain sequence of states when  $x=0$ , starting from  $ABCD = 0000$ .

6-14) Reduce the no. of states in the following state table and tabulate the reduced state table.

Present state	Next state		O/P	
	$x=0$	$x=1$	$x=0$	$x=1$
a	f	b	0	0
b	d	c	0	0
c	f	e	0	0
d	g	a	1	0
e	d	c	1	1
f	f	b	1	1
g	g	h	0	0
h	A	A	1	0

6-27, Design a counter with the binary sequence = 0, 1, 3, 7, 6. Use T-Flip flops.

Q. Design a sequential circuit with J-K FF Flip flop to satisfy the following equations :-

$$A(t+1) = \bar{A}\bar{B}CD + \bar{A}\bar{B}C + ACD + AC$$

$AC(\bar{D})D(\bar{D})$

$$B(t+1) = \bar{A}C + CD + \bar{A}D\bar{C}$$

$$C(t+1) = B$$

$$D(t+1) = \bar{D}$$

Solution  $\Rightarrow Q_{t+1} = JQ' + K'Q$

A	B	C	D	$A_{t+1}$	$B_{t+1}$	$C_{t+1}$	$D_{t+1}$	$J_A A_K$	$K_A B_K$	$J_C C_K$	$K_D D_K$
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0
0	0	1	1	0	0	1	1	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0	0
0	1	0	1	0	1	0	1	0	0	0	0
0	1	1	0	0	1	1	0	0	0	0	0
0	1	1	1	0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	1	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0	0
1	0	1	1	0	1	0	1	0	0	0	0
1	1	0	0	1	1	0	0	0	0	0	0
1	1	0	1	1	1	0	1	0	0	0	0
1	1	1	0	0	1	1	0	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0	0

$$A_{t+1} = J_A A' + K_A' A$$

$$\text{By comparison, } J_A = B'C'D + B'C$$

$$K_A' = CD + C'D' \Rightarrow K_A = C \oplus D$$

$$B_{t+1} = J_B B' + K_B' B$$



$$J_B = A'C, K_B' = \bar{A}C \Rightarrow K_B = (A+C), \\ + CD'$$

$$C_{t+1} = J_C C' + K_C' C \Rightarrow J_C = B, K_C = B' \\ (C' + D)$$

$$D_{t+1} = J_D D' + K_D' D \Rightarrow J_D = 1, K_D' = 0$$

$$K_d = 1$$

28/8/08



(i) Write down the State Transition Diagram  
 (ii). Write Boolean equation for all nodes  
 $Z, D_x, D_y$ .

Solution -

$$(iii) D_x = A, \quad Z = (Q_y \oplus A)',$$

$$D_y = (B + Q_x)'$$

$$\text{But, } D_x = Q_x + 1 \Rightarrow D_y = Q_y + 1$$

$$\underline{D_x = A}, \quad \underline{D_y = (B + A)'}$$


$$\underline{\underline{D_y = A'B'}}$$

$$\underline{\underline{Z = (A'B' \oplus A)'}}$$

(iii) State Transition Table :-


Present state		Next state		O/P
A	B	Q <sub>x</sub>	Q <sub>y</sub>	Z
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	1	0	0

State Diagram -





2/9/08

# # Master-Slave FLIPFLOP



In order to reset we put,  $R=1$ ,  $S=0$




$f = n \text{ Hz}$  CP

$f' = n/2 \text{ Hz} Q_1$

$f'' = n/4 \text{ Hz} Q_2$

$f''' = n/8 \text{ Hz} Q_3$



Q. Design a sequential ckt with two T-FF,  $A_1$  &  $A_2$  and one external input  $x$  and output  $y$ .  
 The next step, an output information is obtained by :-


$$A_1(t+1) = \Sigma(4, 6)$$

$$A_2(t+1) = \Sigma(1, 2, 5, 6)$$

$$Y(A_1, A_2, x) = \Sigma(3, 7)$$

### Solution

$A_1$	$A_2$	$x$	
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	



$\tilde{A}_1$

0	0	0	0
1	0	0	1

$A$  {  $B$  }

$$A_1 = AX^1$$

$\tilde{A}_2$

0	0	1	+
1	+	+	+

$A$  {  $B$  }

0	1	0	1
0	0	1	0

$$A_2 = BX^1 + B^T X = B \oplus X$$

$\tilde{Y}$

0	0	1	0
0	1	1	0

$A$  {  $B$  }


$Y = BX$

Soln

$$A_1(t+1) = \Sigma(4, 6)$$



$$A_2(t+1) = \Sigma(1, 2, 5, 6)$$

$$\gamma(A_1, A_2, x)$$



A/9/08

## #Up Ripple Counter :-



A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


This circuit can be used as a 4-bit counter, which is asynchronous, as all modules will get diff. clock pulse.

1 1 1 1


# Ripple Counter :- It is an up counter as it is in increasing order else it will be a down counter if it is decreasing order.

## # Down Counter -

A4	A3	A2	A1	
1	1	1	1	1
1	1	1	1	0
1	1	0	1	0
1	1	0	1	0
1	0	1	1	0
1	0	0	1	0
1	0	0	1	0
1	0	0	1	0
0	0	1	1	0
0	0	0	1	0
0	0	0	0	1



# Design a 4 bit synchronous binary counter



A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>3n+1</sub>	A <sub>2n+1</sub>	A <sub>1n+1</sub>	A <sub>0n+1</sub>	J <sub>A<sub>3</sub></sub> K <sub>A<sub>3</sub></sub>	J <sub>A<sub>2</sub></sub> K <sub>A<sub>2</sub></sub>	J <sub>A<sub>1</sub></sub> K <sub>A<sub>1</sub></sub>	J <sub>A<sub>0</sub></sub> K <sub>A<sub>0</sub></sub>
0	0	0	0	0	0	0	1	0 X	0 X	0 X	1 X
0	0	0	1	0	0	1	0	0 X	0 X	1 X	X 1
0	0	1	0	0	0	1	1	0 X	0 X	X 0	X 0 X
0	0	1	1	0	0	1	0	0 X	1 X	X 1	X 1
0	1	0	0	0	1	0	1	0 X	X 0	0 X	1 X
0	1	0	1	0	0	1	0	0 X	X 0	1 X	X 1
0	1	1	0	0	1	1	0	0 X	X 0	X 0	1 X
1	0	0	0	1	0	0	0	1 X	X 0	0 X	1 X
1	0	0	1	1	0	0	1	X 0	0 X	1 X	X 1
1	0	1	0	1	0	1	0	X 0	0 X	X 0	1 X
1	0	1	1	1	1	0	0	X 0	1 X	X 1	X 1
1	1	0	0	1	1	0	1	X 0	X 0	0 X	1 X
1	1	0	1	1	1	1	0	X 0	X 0	1 X	X 1
1	1	1	0	1	1	1	1	X 0	X 0	X 0	1 X
1	1	1	1	1	1	1	1	X 1	X 1	X 1	X 1

J<sub>A<sub>0</sub></sub>

0	0	0	0
0	0	1	0
X	X	X	X
X	X	X	X

K<sub>A<sub>3</sub></sub>

A<sub>2</sub>      A<sub>1</sub>      A<sub>0</sub>

$J_{A_3} = A_0 A_1 A_3$

K<sub>A<sub>3</sub></sub>

X	X	X	X
X	X	X	X
0	0	1	0
0	0	0	0

A<sub>2</sub>      A<sub>1</sub>      A<sub>0</sub>

$K_{A_3} = A_0 A_1 A_3$

$J_{A_2}$

$A_0$			
0	0	1	0
X	X	X	X
X	X	X	X
0	0	1	0

$A_2 \{$

$A_1 \}$

$A_3 \}$

$J_{A_2} = A_1 A_0$

$K_{A_2}$  =  $A_1 A_0$

$A_0$			
X	X	X	X
0	0	1	0
0	0	1	0
X	X	X	X

$A_2 \{$

$A_1 \}$

$A_3 \}$

$J_{A_1}$

$A_0$			
0	0	X	X
0	0	X	X
0	0	X	X
0	1	X	X

$A_2 \{$

$A_1 \}$

$A_3 \}$

$J_{A_1} = A_0$

$J_{A_0}$

$A_0$			
1	X	X	1
1	X	X	1
1	X	X	1
1	X	X	1

$A_2 \{$

$A_1 \}$

$A_3 \}$

$J_{A_0} = A_0'$

$K_{A_1}$

$A_0$			
X	X	1	0
X	X	1	0
X	X	1	0
X	X	1	0

$A_2 \{$

$A_1 \}$

$A_3 \}$

$K_{A_1} = A_0$

$K_{A_0}$


$A_0$			
X	1	1	X
X	1	1	X
X	1	1	X
X	1	1	X

$A_2 \{$

$A_1 \}$

$A_3 \}$

$K_{A_0} = A_0$



~~Q108~~ Q. Design a 4-bit BCD Counter using T-FF.

Solution

$A_3$	$A_2$	$A_1$	$A_0$	$A_{3n+1}$	$A_{2n+1}$	$A_{1n+1}$	$A_{0n+1}$	$T_{A_3}$	$T_{A_2}$	$T_{A_1}$	$T_{A_0}$
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	1	1
0	0	1	1	0	0	0	0	0	0	1	1
0	1	0	0	0	0	0	1	0	0	0	1
0	1	0	1	0	0	1	0	0	0	1	1
0	1	1	0	0	0	1	0	0	1	0	1
0	1	1	1	0	1	0	0	0	0	0	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	0	0	0	1
1	0	1	0	1	1	0	0	0	0	1	1
1	0	1	1	0	1	1	0	0	0	0	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	0	1	1	0	0	0	0	1
1	1	1	0	1	1	1	0	0	0	0	1
1	1	1	1	0	1	1	0	0	0	0	1
				0	0	0	0	1	0	0	1

Dont care

TA<sub>3</sub>

A <sub>0</sub>				A <sub>3</sub>
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>3</sub>	
0	0	0	0	X
0	0	1	0	X
0	X	X	X	X
0	1	X	X	X

$$TA_3 = A_0 A_1 A_3$$

TA<sub>2</sub>

A <sub>0</sub>				A <sub>2</sub>
A <sub>1</sub>	A <sub>0</sub>	A <sub>2</sub>	A <sub>3</sub>	
0	0	1	0	X
0	0	0	0	X
0	X	X	X	X
0	0	X	X	X

$$TA_2 = A_1 A_0$$

TA<sub>1</sub>




A <sub>0</sub>				A <sub>1</sub>
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>3</sub>	
0	1	1	0	X
0	1	1	0	X
0	X	1	X	X
0	0	1	X	X

$$TA_1 = A_0$$

TA<sub>0</sub>

A <sub>0</sub>				A <sub>0</sub>
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>3</sub>	
1	1	1	1	X
1	1	1	0	X
1	X	1	-	X
1	0	1	-	-

$$TA_0 = 1$$



$T_{A_3}$

0	0	0	0
0	0	1	0
X	X	X	X
0	1	X	X

$$T_{A_3} = A_0 A_2 + A_1 A_3 A_0$$

$T_{A_2}$

0	0	1	0
0	0	1	0
X	X	X	X
0	0	X	X

$$T_{A_2} = A_1 A_0$$


$T_{A_1}$

0	1	1	0
0	1	1	0
X	X	X	X
0	0	X	X

$$T_{A_1} = A_2' A_0$$

1	1	1	1
1	1	1	1
X	X	X	X
1	1	X	X

$$T_{A_0} = 1$$



# Design a 4 bit binary down counter using T-FF

$A_3$	$A_2$	$A_1$	$A_0$	$A_{3\text{out}}$	$A_{2\text{out}}$	$A_{1\text{out}}$	$A_{0\text{out}}$	$T_{A_3}$	$T_{A_2}$	$T_{A_1}$	$T_{A_0}$
1	1	1	1	1	1	1	1	0	0	0	1
1	1	1	0	0	1	0	0	1	0	1	0
1	1	0	0	0	0	1	0	0	1	0	1
1	0	0	0	0	0	0	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0	0

$T_{A_3} = A_3 \oplus A_0$

0	0	0	0
0	0	0	1
0	0	1	0
0	0	0	0

$A_2 \{$

$T_{A_2} = A_1 \oplus A_0$

0	0	1	0
0	0	1	0
0	0	1	0
0	0	1	0

$A_1 \{$

$T_{A_1} = A_0$


0	1	1	0
0	1	1	0
0	1	1	0
0	1	1	0

$A_0 \{$

$T_{A_0} = 1$

1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1

$A_3 \{$



Q1. Design a 4-bit Binary up-counter using T-FF.

Q2. Design a sequential circuit using T-FF which can act both as 4-bit binary up as well as down counters with some external input.

1. Soln

$A_3$	$A_2$	$A_1$	$A_0$	$A_{3n+1}$	$A_{2n+1}$	$A_{1n+1}$	$A_{0n+1}$	$T_{A_3}$	$T_{A_2}$	$T_{A_1}$	$T_{A_0}$
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0
0	1	0	1	0	0	1	0	0	0	1	1
0	1	1	0	0	1	1	0	0	0	0	0
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0
1	0	0	1	1	0	1	0	0	0	1	1
1	0	0	0	1	0	1	1	0	0	0	1
1	0	1	0	1	1	0	1	0	0	0	0
1	0	1	1	1	1	0	0	1	1	1	1
1	1	0	0	1	1	0	1	0	0	0	0
1	1	0	1	1	1	0	0	0	0	1	1
1	1	1	0	1	1	0	0	1	0	0	0

TA <sub>3</sub>			
A <sub>2</sub>		A <sub>1</sub>	
A <sub>0</sub>	0	0	0
0	0	0	0
0	0	1	0
0	0	1	0
0	0	0	0

$$TA_3 = A_0 A_1 A_3$$

TA <sub>2</sub>			
A <sub>2</sub>		A <sub>1</sub>	
A <sub>0</sub>	0	1	0
0	0	1	0
0	0	1	0
0	0	0	1
0	0	0	1


$$TA_2 = A_1 A_0$$

TA <sub>1</sub>			
A <sub>2</sub>		A <sub>1</sub>	
A <sub>0</sub>	0	1	0
0	1	1	0
0	1	1	0
0	1	1	0
0	1	1	0

$$TA_1 = A_0$$

TA <sub>0</sub>			
A <sub>2</sub>		A <sub>1</sub>	
A <sub>0</sub>	0	1	1
1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1

$$TA_0 = 1$$



CP

2. Soln  $\chi = \infty$

$A_3$	$A_2$	$A_1$	$A_0$	$A_{3n+1}$	$A_{3n+2}$	$A_{3n+3}$	$A_{3n+4}$	$T_{A_3}$	$T_{A_2}$	$T_{A_1}$	$T_{A_0}$
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	1	1
0	1	0	1	0	0	1	0	0	0	0	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	1	0	1	0	1	0	0	0	0	1
1	0	1	1	1	0	1	0	1	0	1	1
1	1	0	0	1	1	0	0	0	0	0	1
1	1	0	1	1	1	1	0	0	0	0	1
1	1	1	0	1	1	0	1	1	1	1	1
1	1	1	1	0	0	0	0	1	1	1	1

$\chi = 1$

$A_3$	$A_2$	$A_1$	$A_0$	$A'_3$	$A'_2$	$A'_1$	$A'_0$	$T_{A_3}$	$T_{A_2}$	$T_{A_1}$	$T_{A_0}$
1	1	1	1	1	1	1	0	0	0	0	1
1	1	1	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	0	0	0	1	1	1
1	1	0	0	1	0	1	1	0	0	0	1
1	0	1	1	1	0	0	1	0	0	0	1
1	0	1	0	1	0	0	0	0	1	1	1
1	0	0	1	1	0	0	0	1	1	0	1
1	0	0	0	0	1	1	1	1	0	0	1
1	0	0	1	0	1	1	1	1	0	0	1
0	1	1	1	0	1	1	0	0	0	0	1
0	1	1	0	0	1	0	0	0	0	1	1
0	1	0	1	0	0	1	1	0	0	1	1
0	1	0	0	0	0	1	0	0	0	1	1
0	0	1	1	0	0	0	0	1	0	0	1
0	0	1	0	0	0	0	0	0	1	0	1

for n=20

TA<sub>3</sub>

A <sub>0</sub>				A <sub>3</sub>
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>3</sub>	
0	0	0	0	0
0	0	1	0	1
0	0	1	0	0
0	0	0	0	0

$$T_{A_3} = A_0 A_1 A_3$$

TA<sub>2</sub>

A <sub>0</sub>				A <sub>2</sub>
A <sub>1</sub>	A <sub>0</sub>	A <sub>2</sub>	A <sub>0</sub>	
0	0	1	0	0
0	0	1	0	1
0	0	1	0	0
0	0	0	0	0

$$T_{A_2} = A_0 A_1$$


TA<sub>1</sub>

A <sub>0</sub>				A <sub>3</sub>
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	A <sub>3</sub>	
0	0	1	0	0
0	0	1	0	1
0	1	1	0	0
0	1	1	0	0


TA<sub>0</sub>

1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1

$$T_{A_0} = 1$$



11/9/08  
 Q. A sequential circuit has one input and one output. The state diagram is shown in the figure. Design the sequential circuit using R-S FF.



Soln

	i/p				o/p			
	$x=0$	$x=1$	$x=0$	$x=1$	$x=0$	$x=1$	$x=0$	$x=1$
a -	0 0 0	d	e		0 (x)	1 (x, 0)		
b -	0 0 1	b	e		0 (0, x)	1 (x, 0)		
c -	0 1 0	c	a		0 (0, x)	1 (x, 0)		
d -	0 1 1	b	c		0 (0, x)	1 (x, 0)		
e -	1 0 0	d, c	d		0 (0, x, s)	0 (0, 1)		
f -	1 0 1							
g -	1 1 0							
h -	1 1 1							

For  $x = 0$

$A_0$	$A_1$	$A_2$	$A_0$	$A_1$	$A_2$	S	R
0 0 0	0	1 1	0	x		0 0 0	1 0 0
0 0 1	0	0 1	0	x		0 0 1	1 0 0
0 1 0	0	1 0	0	x		0 1 0	0 0 0
0 1 1	0	0 1	0	x		0 1 1	0 1 0
1 0 0	0	1 0	0	x		1 0 0	0 1 1

$$S = \begin{array}{|c|c|c|c|} \hline & 0 & 0 & 0 \\ \hline 0 & 0 & x & x \\ \hline 0 & x & x & x \\ \hline \end{array}$$

$A_0 \quad A_1 \quad A_2$

$$R = \begin{array}{|c|c|c|c|} \hline x & x & x & x \\ \hline x & x & x & x \\ \hline \end{array}$$

$$R = 1$$


0 0 0	1 0 0	x 0
0 0 1	1 0 0	x 0
0 1 0	0 0 0	x 0
0 1 1	0 1 0	x 0
1 0 0	0 1 1	0 1

$$S = \begin{array}{|c|c|c|c|} \hline x & x & x & x \\ \hline 0 & x & x & x \\ \hline \end{array}$$

$A_0 \quad A_1 \quad A_2$

$$R = \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 0 \\ \hline 0 & x & x & x \\ \hline \end{array}$$

$R = A_0$



ALTER :-

$R_{A_3}$			
$A_0$			
X	0	0	X
X	X	X	X
X	X	X	X
0	0	X	X

$S_{A_3}$			
$A_0$			
0	1	1	0
0	0	0	0
X	X	X	X
0	0	X	X

$$R_{A_3} = A_2$$

$$S_{A_3} = A_0 A_2' A_3'$$

$R_{A_2}$			
$A_0$			
0	X	X	X
X	1	0	1
X	X	X	X
0	0	X	X

$$R_{A_2} = A_2' A_3$$

$$R_{A_2} = A_1' A_2' A_0 A_3 + A_0' A_1 A_2' A_3$$

$S_{A_2}$			
$A_0$			
1	0	0	0
0	0	X	0
X	X	X	X
1	1	X	X

$$S_{A_2} = A_2 + A_1' A_2' A_0' A_3'$$


$R_{A_1}$			
$A_0$			
0	X	1	0
X	X	1	0
X	X	X	X
X	0	X	X

$$R_{A_1} = \underline{\underline{A_0 A_2'}}$$

$$\underline{\underline{A_0}} = X$$

$S_{A_1}$			
$A_0$			
1	0	0	(X)
0	0	0	X
X	X	X	X
0	1	X	X

$$S_{A_1} = A_0 A_2 + A_0' A_3' A_2'$$



Q. Design sequential ckt whose state transition table is shown below :- Use a D-FF to implement  $y_0$  and J-K FF to implement  $y_1$

PS	NS	
	$y_1$ , $y_0$	$x=0$
0 0	0 0	0 1 0
0 1	0 1	1 1 0
1 0	1 0	0 1 0
1 1	1 1	1 1 0

PS	Solution		
	$y_1$ , $y_0$	$x$	NS
0 0	0 0	0	0 0 0
0 1	0 1	1	1 1 0
1 0	1 0	0	0 1 0
1 1	1 1	1	1 1 0

$$Jy_1$$

0	0	0	1
x	x	x	x

$y_1 \{$

$$Jy_1 = y_0 x^1$$

$$Ky_1$$

x	x	x	x
0	0	1	0

$y_1 \{$


$$Ky_1 = x^1 y_0^1 + \cancel{x y_0}$$



$$Dy_1$$

1	1	0	1
1	0	1	0

$y_1 \{$


$$Dy_1 = x^1 + y_1 y_0 + y_1^1 y_0^1$$





The ripple counter shown in figure uses flipflops that trigger on the negative edge transition of the clock input. Determine the count sequence of the counter. Also, show the changes (timing diagram) of A, B and C (with respect to CP input).

## solution



**Design a 4 bit synchronous up and down counter using J-K FF., one variable x.**

i) Find sequences in Multisim

ii) 4-Bit BCD ripple counter using JK FF.

iii)

$A_3$	$A_2$	$A_1$	$A_0$	$A_{3n+1}$	$A_{2n+1}$	$A_{n+1}$	$A_{0n+1}$	$J_{A_3}$	$K_{A_3}$	$J_{A_2}$	$K_{A_2}$	$J_{A_1}$	$K_{A_1}$	$J_{A_0}$
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1
0	0	0	1	0	0	1	0	0	X	0	X	1	X	X
0	0	1	0	0	0	1	1	0	X	0	X	X	O	1
0	0	1	1	0	0	1	0	0	X	0	X	X	1	X
0	1	0	0	0	0	1	0	0	X	X	0	O	X	1
0	1	0	1	0	0	1	0	0	X	X	0	O	1	X
0	0	1	1	0	0	1	1	0	X	X	0	O	X	0
0	0	1	1	1	0	0	0	1	X	X	0	X	1	X
1	0	0	0	1	0	0	0	1	X	0	X	O	X	X
1	0	0	1	0	0	0	0	X	1	O	X	O	X	X

$J_{A_3}$	$A_0$
0	0 0 0 0
0	0 0 1 0
X	X X X X
X	X X X X

$A_3 \{$

$A_2 \}$

$A_1 \}$

$A_0 \}$

$K_{A_3}$	$A_0$
X	X X X X
X	X X X X
X	X X X X
0	1 X X X

$A_3 \{$

$A_2 \}$

$A_1 \}$

$A_0 \}$

$$J_{A_3} = A_0 A_1 A_2$$

$$K_{A_3} = \overline{A_0}$$

$J_{A_2}$	$A_0$
0	0 0 0 0
X	X X X X
X	X X X X
0	0 0 X X

$A_3 \{$

$A_2 \}$

$A_1 \}$

$A_0 \}$

$$J_{A_2} = A_0 A_1$$

$K_{A_2}$	$A_0$
X	X X X X
0	0 0 1 0
X	X X X X
X	X X X X

$A_3 \{$

$A_2 \}$

$A_1 \}$

$A_0 \}$

$\overline{J_{A_2}}$

$\textcircled{0}$	1	x	x
$\textcircled{0}$	1	x	x
x	x	x	x
0	0	x	x

$\left. \begin{matrix} A_2 \\ A_3 \end{matrix} \right\} A_3$

$\overline{A_7}$

$J_{A_7} = A_0 A_3^{-1}$

KAE			B2			
A3		A2				
A1		A1				
X	X	1 0				
X	X	1 0				
X	X	X X				
X	X	X X				

<u>KAO</u>				
X	1	X	X	
X	1	1		X
X		X X		X
X	1		X	X

	$A_3$	$A_2$	$A_1$	$A_0$	$A_{3t}$	$A_{2t}$	$A_{1t}$	$A_{0t}$	$J_A_3$	$K_A_3$	$J_A_2$	$K_A_2$	$J_A_1$	$K_A_1$	$J_A_0$
1)	0	0	0	0	0	0	0	1	0	x	0	x	0	x	0
2)	0	0	0	1	0	0	0	1	0	0	x	0	x	1	x
3)	0	0	1	0	0	0	1	1	0	0	x	0	x	x	0
4)	0	0	1	1	0	0	1	0	1	0	x	x	1	x	x
5)	0	1	0	0	0	1	0	1	0	0	x	x	0	x	0
6)	0	1	0	1	0	0	1	1	1	0	x	x	0	x	1
7)	0	1	1	0	0	0	0	0	0	1	x	x	1	x	x
8)	0	1	1	1	0	1	0	0	0	0	x	0	x	0	x
9)	1	0	0	0	1	1	0	1	0	0	x	0	x	0	x
10)	1	0	0	0	0	1	0	1	1	1	x	0	1	x	1
11)	1	0	1	0	0	1	1	0	0	0	x	0	x	0	x
12)	1	0	1	1	0	1	1	0	0	1	x	0	x	1	x
13)	1	1	0	0	0	1	1	1	0	0	x	0	x	0	x
14)	1	1	0	1	0	1	1	0	1	1	x	0	x	1	x
15)	1	1	1	0	0	1	1	1	0	0	x	0	x	0	x
16)	1	1	1	1	0	1	1	1	1	1	x	0	x	1	x
17)	1	1	1	1	1	0	0	0	0	0	x1	x1	x1	x1	x1

$$J_{A_0} = 1$$

1	X	X	1
1	X	X	*
1	X	X	1
1	X	X	1

$$K_{A_0} = 1$$

X	1	1	X
X	1	1	X
X	1	1	X
X	1	1	X

$$K_{A_1} = A_0$$

$$J_{A_1} = K_{A_0}$$

$$\left[ \begin{array}{c|cc|cc} 0 & 1 & X & X \\ 0 & 1 & X & X \\ 0 & 1 & X & X \\ 0 & 1 & X & X \end{array} \right] \quad A_1$$

$A_3$

X	X	1	0	0	0
X	X	1	0	0	0
X	X	1	0	0	0
X	X	1	0	0	0

$$J_{A_2} = A_0 A_1$$

0	0	0	0
X	X	X	X
X	X	X	X
0	0	0	0

$$K_{A_2} = I_0 A_1$$

X	X	X	X
0	0	1	0
0	0	1	0
X	X	X	X

$$J_{A_3} = A_0 A_1 A_2$$

0	0	0	0
0	0	1	0
0	0	1	0
0	0	0	0

X	X	X	X
X	X	X	X
0	0	1	0
0	0	0	0

16/9/08

## # MOD COUNTER :-

Mod N counter -

0, 1, 2, ..., N-1.

Q. Design a mod 7 counter using D-FF.

Soln

$A_2$	$A_1$	$A_0$	$A_{2n+1}$	$A_{1n+1}$	$A_{0n+1}$	$D_{A_2}$	$D_{A_1}$	$D_{A_0}$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	1	1	0	1	1	0
1	1	0	0	0	0	0	0	0

$$\begin{array}{c} \overline{D_{A_2}} \quad X \quad \overbrace{A_0} \\ A_2 \quad \left\{ \begin{array}{|c|c|c|c|} \hline 0 & 0 & 1 & 0 \\ \hline 1 & 1 & X & 0 \\ \hline \end{array} \right\} \quad \overbrace{A_1} \end{array}$$


$$\begin{array}{c} \overline{D_{A_1}} \\ \left\{ \begin{array}{|c|c|c|c|} \hline 0 & 1 & 0 & 1 \\ \hline 0 & 1 & X & 0 \\ \hline \end{array} \right\} \end{array}$$

$$D_{A_1} = A_0 A_1' + A_0' A_1 A_2'$$


$$D_{A_2} = A_1 A_0 + A_1' A_2$$

$$\begin{array}{c} \overline{D_{A_0}} \\ \left\{ \begin{array}{|c|c|c|c|} \hline 1 & 0 & 0 & 1 \\ \hline 1 & 0 & X & 0 \\ \hline \end{array} \right\} \end{array}$$

$$D_{A_0} = A_0' A_1' + A_0' A_1 A_2'$$





NOTE - When not explicitly defined that take any flipflop, always take D-Flipflop.



Draw timing Diagram of  $Q_1$ ,  $Q_2$ ,  $Q_4$  and  $Q_8$  wrt CP. (BCD Ripple counter)

SOLUTION





Q. Draw a sequential ckt which maintains  
 a 3-bit value in their flip-flops, with two  
 external inputs:- "add one" and "subtract one".  
 The "add one" operation is like a normal  
 counter, ie, the output of the counter increases  
 by one. "Subtract one" performs the opposite  
 function, ie, like 6 will change to five. These  
 two external input lines cannot be performed  
 simultaneously.

Soln

If  $A_0, A_1$  and  $A_2$  be the three D-flipflops.

$A_0$	$A_1$	$A_2$	$D = 1$	$D = 0$	$D = 0$	$D = 1$
0	0	0	0 0 1	0 0 0	0 0 0	X X X
0	0	1	0 1 0	0 0 1	0 0 0	0 0 0
0	1	0	0 1 1	0 1 0	0 0 1	0 0 1
0	1	1	1 0 0	0 1 1	0 1 0	0 1 1
0	1	1	1 0 1	1 0 0	0 1 1	0 1 1
1	0	0	1 0 1	1 0 0	1 0 0	0 0 0
1	0	1	1 1 0	1 0 1	1 0 1	0 1 0
1	1	0	1 1 1	1 1 0	1 0 1	1 0 1
1	1	1	X X X	1 1 1	1 1 1	1 0 0

x: Add 1

y: Subtract 1

A	B	C	x	y	A <sub>n+1</sub>	B <sub>n+1</sub>	C <sub>n+1</sub>	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>
0	0	0	0	-1	0	0	0	x	-1	0
1	0	0	0	0	0	0	0	x	0	0
2	0	0	0	1	0	0	0	x	0	0
3	0	0	0	0	0	0	0	x	0	0
4	0	0	0	0	0	0	0	x	0	0
5	0	0	0	0	0	0	0	x	0	0
6	0	0	0	0	0	0	0	x	0	0
7	0	0	0	0	0	0	0	x	0	0
8	0	0	0	0	0	0	0	x	0	0
9	0	0	0	0	0	0	0	x	0	0
10	0	0	0	0	0	0	0	x	0	0
11	0	0	0	0	0	0	0	x	0	0
12	0	0	0	0	0	0	0	x	0	0
13	0	0	0	0	0	0	0	x	0	0
14	0	0	0	0	0	0	0	x	0	0
15	0	0	0	0	0	0	0	x	0	0
16	0	0	0	0	0	0	0	x	0	0
17	0	0	0	0	0	0	0	x	0	0
18	0	0	0	0	0	0	0	x	0	0
19	0	0	0	0	0	0	0	x	0	0
20	0	0	0	0	0	0	0	x	0	0
21	0	0	0	0	0	0	0	x	0	0
22	0	0	0	0	0	0	0	x	0	0
23	0	0	0	0	0	0	0	x	0	0
24	0	0	0	0	0	0	0	x	0	0
25	0	0	0	0	0	0	0	x	0	0

<u>n</u>	<u>B</u>	<u>C</u>	<u>x</u>	<u>y</u>	<u>A<sub>nh</sub></u>	<u>B<sub>nh</sub></u>	<u>C<sub>nh</sub></u>
28	1	1	1	0 0	1	1	1
29	1	1	1	0 1	1	1	0
30	1	1	1	1 0	X X	X	
31	1	1	1	0 0	X X X		

D<sub>A</sub>

A				B				C			
0	1	3	2	0	6	7	5	0	0	4	
0	x			0		x		0	0	12	
8	0	9	11	0	10	14	15	0	0		
0		25	27	0	26	30	31	29	28		
24	1	x	1	1	x			1			
16	0	17	19	11	18	22	23	21	20		
1	0	x		1		x		0	0		

$$D_A = \underline{AB} + \cancel{Ay^1} + \cancel{xGB} \\ + AC + Ay^1 + BCx$$


D<sub>B</sub>

0	x	x	0	1	x	0	0
0	x	1	0	x	1	1	1
1	0	x	1	x	x	1	1
0	1	x	0	1	x	0	0

$$D_B = By + Bx'y' + B'Cx + B'C'y$$

0	x	x	1	0	x	0	-
0	1	x	1	0	x	0	-
0	1	x	1	x	x	0	-
0	1	x	1	0	x	0	-


$$D_C = C'xy + Cx'y'$$




Q. Design a sequential circuit with 3 boolean inputs and a clock input. The three boolean inputs represent choices in a game. On each clock cycle, the three boolean inputs get stored in 3 flipflops, one each. Furthermore, the current 3 inputs are compared to the previous three inputs (which are now coming out of the three flipflops) in their corresponding position.


There are two output lines which represent a binary number from zero to three. The output value indicates how many of the three boolean inputs match their previous values.

Previous state			Next state			D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>	x	y
A	B	C	A <sub>n+1</sub>	B <sub>n+1</sub>	C <sub>n+1</sub>					
0	0	0	0	0	1	0	0	1	0	0
0	0	1	0	1	0	0	1	0	x	x
0	1	0	0	1	1	0	1	1	0	1
0	1	1	1	0	0	1	0	0	x	x
0	1	0	1	0	1	1	0	1	1	0
1	0	0	1	0	1	1	1	0	x	x
1	0	1	1	1	0	1	1	0	1	1
1	1	0	1	1	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0	x	x





20/9/08



Q. State diagram of a sequential circuit is shown in figure. Design sequential circuit.

	A	B	C	$A_{t+1}$	$B_{t+1}$	$C_{t+1}$	$D_A$	$D_B$	$D_C$
0	0	0	0	0	0	1	0	0	1
1	0	0	1	0	1	0	0	1	0
2	0	1	0	1	0	0	1	0	0
3	0	1	1	x	x	x	x	x	x
4	1	0	0	1	0	1	1	0	1
5	1	0	1	1	1	0	1	1	0
6	1	1	0	0	0	0	0	0	0
7	1	1	1	x	x	x	x	x	x



For $D_A$		
$B$		
$A \setminus C$	1	1
C	x	1

$$\begin{aligned} D_A &= AB' + BA' \\ &= A \oplus B \end{aligned}$$

$D_B$		
$B$		
$A \setminus C$	1	1
C	x	1

$$\begin{aligned} D_B &= C \\ D_C &= B'C' \end{aligned}$$


$D_C$		
$B$		
$A \setminus C$	1	1
C	x	1



$x$	$z$	A	B
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	0	1
1	1	0	0


Note - D-FF can be used as 1-bit storage value

### Registers :-






Register is volatile in nature - Once the power will be off, values are removed.

1 byte  $\rightarrow$  8 bit.



Output of one FF will be input of other.




### Shift Register -

U<sub>x</sub>: Multiplication of Binary register.  
shifting may be left or right.

25/9/08


4-bit shift Register -  
RING COUNTER -



$\begin{array}{cccc} 1 & 0 & 1 & 1 \\ CP \rightarrow & 0 & 1 & 0 \\ & \rightarrow & 0 & 0 & 1 \end{array}$

A	B	C	D
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1
<hr/>			
0	0	0	0

To convert  $n$ ' states to  $2^n$  states use  
Switch tail Ring Counter :-



A	B	C	D
1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
0	0	0	0

$2^n$  states

Q. How many FF's must be complemented in a 10-bit binary ripple counter to reach the next count after ~~zero~~ 0111111111.






Soln:

Next stage after ~~0111111111~~  
is 1000000000.

so, 10 FFs are required.

Q. Draw a serial adder circuit to add two 4-bit numbers (which are in two different shift registers). Add the two numbers and store the sum in one of the shift registers.

Soln



eg. 1101  
1111

any + 1 1100  
↓ sum

