Boolean Algebra

section instructor: **Ufuk Çelikcan**

Axioms of Algebra 1/2

1. Closure:

- A set is closed w.r.t. a binary operation *
- Is the set of natural numbers closed w.r.t. (+) (-)?

2. Associative law:

- $(x * y) * z = x * (y * z) \text{ for all } x, y, z \in S$
- 3. Commutative law:
 - x * y = y * x for all $x, y \in S$
- 4. Identity element:
 - S is said to have an identity element "e" if $\forall x \in S$, e * x = x * e = x.
 - Set of integers: e = 1 w.r.t. \times and e = 0 w.r.t. +

Axioms of Algebra 2/2

5. Inverse

 S having an identity element "e" w.r.t. * is said to have an inverse ∀ x ∈ S, whenever there exists an element y ∈ S such that

$$x * y = e$$

<u>Example</u>: set of integers w.r.t. +

6. Distributive law

✓ If * and • are two binary operators on S
> * is said to be distributive over • whenever

$$\checkmark x * (y \bullet z) = (x * y) \bullet (x * z)$$

Boolean Algebra

- 1854: George Boole:
 - Boolean Algebra

- 1904: E. V. Huntington:
 - Formal definition of Boolean Algebra

- 1938: Claude E. Shannon:
 - Switching Algebra

Boolean Algebra 1/2

- A set of elements B
 - There exist at least **two** elements $x, y \in B$ s. t. $x \neq y$
- Binary operators: + and ·

```
closure w.r.t. both + and · x, y \in B, (x+y) \in B, (x \cdot y) \in B additive identity?

0: x+0=0+x=x multiplicative identity?

1: x \cdot 1 = 1 \cdot x = x commutative w.r.t. both + and · associative w.r.t. both + and ·
```

Distributive law:

```
is · distributive over + ?
    yes : x ·(y+z) = (x ·y)+(x ·z)
is + distributive over · ?
    yes : x+(y ·z) = (x+y) ·(x+z)
```

We do not have the second one in ordinary algebra

Boolean Algebra 2/2

- Complement
 - $\forall x \in B$, there exist an element $x' \in B \ni$
 - a. x + x' = 1 (multiplicative identity) and
 - b. $x \cdot x' = 0$ (additive identity)
 - Not available in ordinary algebra
- No inverses in Boolean Algebra!
- Differences between ordinary and Boolean algebra
 - Ordinary algebra deals with real numbers (infinite)
 - Boolean algebra deals with elements of set B (finite)
 - Complement
 - Distributive law
 - Do not substitute laws from one to another where they are not applicable

Two-Valued Boolean Algebra 1/3

- To define a Boolean algebra
 - The set B
 - Rules for two binary operations
 - The elements of B and rules should conform to our axioms
- Two-valued Boolean algebra

$$B = \{0, 1\}$$

×	У	ж • у
0	0	0
0	1	0
1	0	0
1	1	1

x	У	x + y
0	0	0
0	1	1
1	0	1
1	1	1

x	x′
0	1
1	0

Two-Valued Boolean Algebra 2/3

- Check the axioms
 - Two distinct elements, $0 \neq 1$
 - Closure, associative, commutative, identity elements
 - Complement x + x' = 1 and $x \cdot x' = 0$
 - Distributive law

Х	У	Z
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	9 1	1

y.z	x+(

х + у	x + z	$(x + \lambda) \cdot (x + \lambda)$

Two-Valued Boolean Algebra 3/3

 Two-valued Boolean algebra is actually equivalent to the binary logic that we defined heuristically before Operations:

- $\rightarrow \cdot \rightarrow AND$
- \rightarrow + \rightarrow OR
- ➤ Complement → NOT
- Binary logic is the application of Boolean algebra to gate-type circuits
 - Two-valued Boolean algebra is developed in a formal mathematical manner
 - This formalism is necessary to develop theorems and properties of Boolean algebra

Duality Principle

- An important principle
 - every algebraic expression deducible from the axioms of Boolean algebra remains valid if the operators and identity elements are interchanged together
- Example:

 $\blacksquare X + X = X$

$$= x + x = (x+x) \cdot 1$$
 $= (x+x)(x+x')$
 $= x+(x \cdot x')$
 $= x$

(identity element) (complement) $(+ over \cdot)$ (complement)

duality principle

$$X + X = X$$



$$\rightarrow$$
 $\mathbf{x} \cdot \mathbf{x} = \mathbf{x}$

Duality Principle & Theorems

Theorem a:

```
■ x + 1 = 1 hmmm?

■ x + 1 = 1 \cdot (x + 1)

= (x + x')(x + 1)

= x + x' \cdot 1

= x + x'

= x + x'
```

Theorem b: (using duality)

 $x \cdot 0 = 0$

Absorption Theorem

```
x + xy = x hmmmm?
= x.1+xy
= x(1+y)
= x(1)
= x
```

Involution & DeMorgan's Theorems

Involution Theorem:

- (x')' = x
- x + x' = 1 and $x \cdot x' = 0$
- Complement of x' is x
- Complement is unique
- DeMorgan's Theorem:
 - a. $(x + y)' = x' \cdot y'$
 - b. From duality ? (x.y)'=x'+y'

Truth Tables for DeMorgan's Theorem

$$(x + y)' = x' \cdot y'$$

X	У	х+у	(x+y)'	х·у	(x · y)'
0	0				
0	1				
1	0				
1	1				





×'	У′	x' · y '	x' + y'
1	1		
1	0		
0	1		
0	0		

Operator Precedence (Boolean Operator Priority Order)

- 1. Parentheses
- 2. NOT
- 3. AND
- 4. OR

PiNAOr?

PiNA cOlada?

Boolean Functions

Consists of

- binary variables (normal or complement form)
- the constants, 0 and 1
- logic operation symbols "+" and "·"

•
$$F_1(x, y, z) = x + y'z$$

$$F_2(x, y, z) = x' y' z + x' y z + xy'$$


Х	У	Z	F ₁	F ₂
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	0
1	1	1	1	0

Logic Circuit Diagram of F₁

$$F_1(x, y, z) = x + y' z$$

Logic Circuit Diagram of F₁

$$F_1(x, y, z) = x + y' z$$




Gate Implementation of $F_1 = x + y'z$

Logic Circuit Diagram of F₂

$$F_2 = x' y' z + x' y z + xy'$$

Logic Circuit Diagram of F₂

$$F_2 = x' y' z + x' y z + xy'$$



Algebraic manipulation


$$F_2 = x' y' z + x' y z + xy'$$

= $x'z(y'+y) + xy'$

Alternative Implementations of F₂


$$F_2 = x'z + xy'$$

Alternative Implementations of F₂





Alternative Implementations of F₂


$$F_2 = x'z + xy'$$





$$F_2 = x' y' z + x' y z + xy'$$











OTHER LOGIC OPERATORS - 1

- AND, OR, NOT are logic operators
 - Boolean functions with two variables
 - These are three of the 16 possible two-variable Boolean functions


X	У	Fo	F ₁	F ₂	F ₃	F ₄	F ₅	F ₆	F ₇
0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

X	У	F ₈	F ₉	F ₁₀	F ₁₁	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
29 1	1	0	1	0	1	0	1	0	1

OTHER LOGIC OPERATORS - 2

- Some of the Boolean functions with two variables
 - Constant functions: $F_0 = 0$ and $F_{15} = 1$
 - AND function: $F_1 = xy$
 - OR function: $F_7 = x + y$
 - XOR function:
 - $F_6 = x'y + xy' = x \oplus y$ (x or y, but not both)
 - XNOR (Equivalence) function:
 - $F_9 = xy + x'y' = (x \oplus y)'$ (x equals y)
 - NOR function:
 - $F_8 = (x + y)' = (x \downarrow y) \text{ (Not-OR)}$
 - NAND function:
 - $F_{14} = (x y)' = (x \uparrow y) \text{ (Not-AND)}$

Logic Gate Symbols





Universal Gates


- NAND and NOR gates are <u>universal</u>
- We know <u>any</u> Boolean function can be written in terms of three logic operations:
 - AND, OR, NOT
- In return, NAND gate can implement these three logic gates by itself
 - So can NOR gate

X	У	(xy)'	x'	у'	(x' y')'
0	0	1	1	1	
0	1	1	1	0	
1	0	1	0	1	
1	1	0	0	0	

NAND Gate









NOR Gate








Designs with NAND gates Example 1/2


• A function:

$$F_1 = x' y + xy'$$



Example 2/2


$$F_2 = x' y' + xy'$$



Multiple Input Gates

- AND and OR operations:
 - They are both commutative and associative
 - No problem with extending the number of inputs
- NAND and NOR operations:
 - they are both commutative but not associative
 - Extending the number of inputs is not obvious
- Example: NAND gates
 - $((xy)'z)' \neq (x(yz)')'$
 - ((xy)'z)' = xy + z'
 - (x(yz)')' = x' + yz

Nonassociativity of NOR operation







Fig. 2-6 Demonstrating the nonassociativity of the NOR operator; $(x \downarrow y) \downarrow z \neq x \downarrow (y \downarrow z)$


Multiple Input Universal Gates

 To overcome this difficulty, we define multipleinput NAND and NOR gates in slightly different manner


Three input NAND gate: (x y z)'




Three input NOR gate:(x + y + z)'




Multiple Input Universal Gates








3-input NAND gate




Cascaded NAND gates

XOR and XNOR Gates

- XOR and XNOR operations are both commutative and associative.
- No problem manufacturing multiple input XOR and XNOR gates
- However, they are more costly from hardware point of view.
- Therefore, we usually have 2-input XOR and XNOR gates



3-input XOR Gates



(b) 3-input gate

Fig. 2-8	3-input	exclusive-	OR	gate
15.2		Chicken	\sim 1 .	Saco

X	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(c) Truth table

Complement of a Function

- F' is complement of F
 - We can obtain F', by interchanging of 0's and 1's in the truth table

Х	У	Z	F	F′
0	0	0	0	
0	0	1	0	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	1	
1	1	0	0	
1	1	1	0	

F =

F' =

Generalizing DeMorgan's Theorem

We can also utilize DeMorgan's Theorem

We can generalize DeMorgan's Theorem

$$(x_1 + x_2 + ... + x_N)' = x_1' \cdot x_2' \cdot ... \cdot x_N'$$

$$(x_1 \cdot x_2 \cdot ... \cdot x_N)' = x_1' + x_2' + ... + x_N'$$

Example: Complement of a Function

Example:

■
$$F_1$$
 = $x'yz' + x'y'z$
■ F_1' = $(x'yz' + x'y'z)'$
= $(x'yz')'(x'y'z)'$
= $(x + y' + z)(x + y + z')$

■
$$F_2$$
 = $x(y'z' + yz)$
■ F_2' = $(x(y'z' + yz))'$
= $x'+(y'z' + yz)'$
= $x'+(y+z)(y'+z')$

 <u>Easy Way to Complement</u>: take the dual of the function and complement each literal

Canonical & Standard Forms

Minterms

- A product term: all variables appear either in its normal form (x) or its complement form (x')
- How many different terms we can get with x and y?
 - $x'y' \rightarrow 00 \rightarrow m_0$
 - $x'y \rightarrow 01 \rightarrow m_1$
 - xy' $\rightarrow 10 \rightarrow m_2$
 - xy \rightarrow 11 \rightarrow m₃
- m₀, m₁, m₂, m₃ (minterms or AND terms, standard product)
- n variables can be combined to form 2ⁿ minterms

Canonical & Standard Forms

Maxterms (OR terms, standard sums)

■
$$M_0 = x + y \rightarrow 00$$

■
$$M_1 = x + y' \rightarrow 01$$

■
$$M_2 = x' + y \rightarrow 10$$

■
$$M_3 = x' + y' \rightarrow 11$$

n variables can be combined to form 2ⁿ maxterms

$$\mathbf{m}_0' = \mathbf{M}_0$$

•
$$m_1' = M_1$$

•
$$m_2' = M_2$$

•
$$m_3' = M_3$$

Example

xyz	m _i	M_{i}	F
000	m ₀ =x'y'z'	$M_0 = x + y + z$	0
001	m ₁ =x'y'z	$M_1 = x + y + z'$	1
010	m ₂ =x'yz'	$M_2 = x + y' + z$	1
011	m ₃ =x'yz	$M_3 = x + y' + z'$	0
100	m ₄ =xy'z'	M ₄ =x'+y+z	0
101	m ₅ =xy'z	$M_5 = x' + y + z'$	0
110	m ₆ =xyz'	M ₆ =x'+y'+z	1
111	m ₇ =xyz	M ₇ =x'+y'+z'	0

$$F(x, y, z) = ?$$
 in minters
 $F(x, y, z) = ?$ in maxterms

Example

xyz	m _i	M_{i}	F
000	m ₀ =x'y'z'	$M_0 = x + y + z$	0
001	m ₁ =x'y'z	$M_1 = x + y + z'$	1
010	m ₂ =x'yz'	$M_2 = x + y' + z$	1
011	m ₃ =x'yz	$M_3 = x + y' + z'$	0
100	m ₄ =xy'z'	$M_4=x'+y+z$	0
101	$m_5 = xy'z$	$M_5 = x' + y + z'$	0
110	m ₆ =xyz'	M ₆ =x'+y'+z	1
111	m ₇ =xyz	$M_7 = x' + y' + z'$	0

$$F(x, y, z) = x'y'z + x'yz' + xyz'$$

 $F(x, y, z) = (x+y+z)(x+y'+z')(x'+y+z)(x'+y+z')(x'+y'+z')$

Min- & Maxterms with n = 3

			Minterms		Max	xterms
X	У	Z	term	designation	term	designation
0	0	0	x'y'z'	m_0	x + y + z	M_{O}
0	0	1	x'y'z	m_1	x + y + z'	M_1
0	1	0	x'yz'	m ₂	x + y' + z	M_2
0	1	1	x'yz	m_3	x + y' + z'	M_3
1	0	0	xy'z'	m ₄	x' + y + z	M_4
1	0	1	xy'z	m ₅	x' + y + z'	M_5
1	1	0	xyz'	m ₆	x' + y' + z	M_6
1	1	1	xyz	m ₇	x' + y' + z'	M_7

Formal Expression with Minterms

xyz	m _i	M_{i}	F
000	m ₀ =x'y'z'	$M_0 = x + y + z$	F(0,0,0)
001	m ₁ =x'y'z	$M_1 = x + y + z'$	F(0,0,1)
010	m ₂ =x'yz'	$M_2 = x + y' + z$	F(0,1,0)
011	m ₃ =x'yz	$M_3 = x + y' + z'$	F(0,1,1)
100	m ₄ =xy'z'	$M_4 = x' + y + z$	F(1,0,0)
101	m ₅ =xy'z	$M_5 = x' + y + z'$	F(1,0,1)
110	m ₆ =xyz'	$M_6 = x' + y' + z$	F(1,1,0)
111	m ₇ =xyz	$M_7 = x' + y' + z'$	F(1,1,1)

$$F(x, y, z) = F(0,0,0)m_0 + F(0,0,1)m_1 + F(0,1,0)m_2 + F(0,1,1)m_3 + F(1,0,0)m_4 + F(1,0,1)m_5 + F(1,1,0)m_6 + F(1,1,1)m_7$$

Formal Expression with Maxterms

xyz	m _i	M_{i}	F
000	m ₀ =x'y'z'	$M_0 = x + y + z$	F(0,0,0)
001	m ₁ =x'y'z	$M_1 = x + y + z'$	F(0,0,1)
010	m ₂ =x'yz'	$M_2 = x + y' + z$	F(0,1,0)
011	m ₃ =x'yz	$M_3 = x + y' + z'$	F(0,1,1)
100	m ₄ =xy'z'	$M_4 = x' + y + z$	F(1,0,0)
101	m ₅ =xy'z	$M_5 = x' + y + z'$	F(1,0,1)
110	m ₆ =xyz'	$M_6 = x' + y' + z$	F(1,1,0)
111	m ₇ =xyz	$M_7 = x' + y' + z'$	F(1,1,1)

$$F(x, y, z) = (F(0,0,0) + M_0) (F(0,0,1) + M_1) (F(0,1,0) + M_2) (F(0,1,0) + M_3) (F(1,0,0) + M_4) (F(1,0,1) + M_5) (F(1,1,0) + M_6) (F(1,1,1) + M_7)$$

Boolean Functions in Canonical Form

X	У	Z	F ₁	F ₂
0	0	0	0	1
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\bullet \ \mathbf{F}_1(\mathbf{x}, \mathbf{y}, \mathbf{z}) =$$

$$\bullet \ \mathbf{F}_2(\mathbf{x}, \mathbf{y}, \mathbf{z}) =$$

Important Properties

- Any Boolean function can be expressed
 - as <u>a sum of minterms</u>
 - as <u>a product of maxterms</u>
- Example:
 - $F' = \Sigma (0, 2, 3, 5, 6)$
 - How do we find the complement of F'?
 - F=

Important Properties

- Any Boolean function can be expressed
 - as <u>a sum of minterms</u>
 - as a product of maxterms
- Example:
 - $F' = \Sigma (0, 2, 3, 5, 6)$ = x'y'z' + x'yz' + x'yz + xy'z + xyz'
 - How do we find the complement of F'?
 - F=

Important Properties

- Any Boolean function can be expressed
 - as <u>a sum of minterms</u>
 - as a product of maxterms
- Example:
 - $F' = \Sigma (0, 2, 3, 5, 6)$ = x'y'z' + x'yz' + x'yz + xy'z + xyz'
 - How do we find the complement of F'?
 - F = (x + y + z)(x + y' + z)(x + y' + z')(x' + y + z')(x' + y' + z)=
 -

Canonical Form

- If a Boolean function is expressed as a sum of minterms or product of maxterms, the function is said to be in canonical form.
- Example: $F = x + y'z \rightarrow$ canonical form?
 - No
 - But we can put it in canonical form.

- $F = x + y'z = \Sigma (7, 6, 5, 4, 1)$
- Alternative way:
 - Obtain the truth table first and then the canonical term.

Example: Product of Maxterms

- F = xy + x'z
 - Use the distributive law + over ·

• F =
$$xy + x'z$$

= $xy(z+z') + x'z(y+y')$
= $xyz + xyz' + x'yz + x'y'z$
= Σ (7,6,3,1)

Example: Product of Maxterms

- F = xy + x'z
 - Use the distributive law + over ·

• F =
$$xy + x'z$$

= $xy(z+z') + x'z(y+y')$
= $xyz + xyz' + x'yz + x'y'z$
= Σ (7,6,3,1)

$$=\Pi(4, 5, 0, 2)$$

Conversion Between Canonical Forms

• Fact:

 The complement of a function (given in sum of minterms) can be expressed as a sum of minterms missing from the original function

• Example:

- $F(x, y, z) = \Sigma (1, 4, 5, 6, 7)$
- F'(x, y, z) =
- Now take the complement of F' and make use of DeMorgan's theorem
- (F')' = =
- F = $M_0 \cdot M_2 \cdot M_3 = \Pi (0, 2, 3)$

General Rule for Conversion

• <u>Important relation</u>:

- $\mathbf{m}_{j}' = \mathbf{M}_{j}$
- $M_j' = m_j$
- The rule:
 - Interchange symbols Π and Σ , and
 - list those terms missing from the original form
- Example: F = xy + x'z

$$F = \Sigma(1, 3, 6, 7) \rightarrow F = \Pi(?, ?, ?, ?)$$

Standard Forms

- Fact:
 - Canonical forms are very seldom the ones with the least number of literals
- Alternative representation:
 - Standard form
 - a <u>term</u> may contain any number of literals
 - Two types
 - 1. the sum of products
 - 2. the product of sums
 - Examples:
 - $F_1 = y' + xy + x'yz'$
 - $F_2 = x(y' + z)(x' + y + z')$

Example: Standard Forms


•
$$F_1 = y' + xy + x'yz'$$

•
$$F_2 = x(y' + z)(x' + y + z')$$

Example: Standard Forms

•
$$F_1 = y' + xy + x'yz'$$

•
$$F_2 = x(y' + z)(x' + y + z')$$



(a) Sum of Products


(b) Product of Sums

Fig. 2-3 Two-level implementation


Nonstandard Forms

• Example:

- $F_3 = AB(C+D) + C(D + E)$
- This hybrid form yields three-level implementation



- The standard form: $F_3 = ABC + ABD + CD + CE$



Positive & Negative Logic

- In digital circuits, we have two digital signal levels:
 - H (higher signal level; e.g. 3 ~ 5 V)
 - ➤ L (lower signal level; e.g. 0 ~ 1 V)
- There is no logic-1 or logic-0 at the circuit level
- We can do any assignment we wish
 - For example:
 - H → logic-1
 - L → logic-0





Fig. 2-9 signal assignment and logic polarity

Signal Designation - 1




X	У	ſĻ
L	L	L
L	I	I
Н	L	H
Н	Ι	Τ


What kind of logic function does it implement?

Signal Designation - 2

X	У	F
0	0	0
0	1	1
1	0	1
1	1	1



X	У	F
1	1	1
1	0	0
0	1	0
0	0	0




Another Example


X	У	ιL
L	L	Τ
L	I	I
Н	L	Τ
Н	Τ	L

74LS00

Integrated Circuits

- IC silicon semiconductor crystal ("chip") that contains gates.
 - gates are interconnected inside to implement a "Boolean" function
 - Chip is mounted in a ceramic or plastic container
 - Inputs & outputs are connected to the external pins of the IC.
 - Many external pins (14 to hundreds)







Levels of Integration



SSI (small-scale integration):

904 million transistors

- inputs and outputs of the gates are connected directly to the pins in the package.
- The number of gates is usually fewer than 10 and is limited by the number of pins available in the IC.
- MSI (medium-scale integration):
 - From 10 to 1,000 gates per chip
 - usually perform specific elementary digital operations.
 - Usual MSI digital functions: decoders, adders, multiplexers, registers and counters.
- LSI (large-scale integration):
 - 1,000s of gates per chip
 - include digital systems such as processors, memory chips, and programmable logic devices.
- VLSI (very large-scale integration) and ULSI (ultra large-scale integration):
 - devices now contain millions of gates within a single package.
 - Examples are large memory arrays and complex microcomputer chips.
 - Because of their small size and low cost, VLSI devices have revolutionized the computer system design technology, giving the designer the capability to create structures that
 were previously uneconomical to build.


Digital Logic Families

- Circuit Technologies
 - TTL → transistor-transistor logic
 - has been in use for 50 years and is considered to be standard.
 - ECL → Emitter-coupled logic
 - Fast. Has an advantage in systems requiring high-speed operation.
 - MOS → metal-oxide semiconductor
 - suitable for circuits that need high component density,
 - CMOS → Complementary MOS
 - preferable in systems requiring low power consumption, such as digital cameras, personal media players, and other handheld portable devices.
 - Low power consumption is essential for VLSI design;
 therefore, CMOS has become the dominant logic family,
 while TTL and ECL continue to decline in use.

Parameters of Logic Gates - 1

• Fan-out

- Fan-out specifies the number of standard loads that the output of a typical gate can drive without impairing its normal operation.
- A standard load is usually defined as the amount of current needed by an input of another similar gate in the same family.



• If a, say NAND, gate drives four such inverters, then the fan-out is equal to 4.0 standard loads.

Parameters of Logic Gates - 2


Fan-in

- number of inputs that a gate can have in a particular logic family
- In principle, we can design a CMOS NAND or NOR gate with a very large number of inputs
- In practice, however, we have some limits
- 4 for NOR gates
- 6 for NAND gates

Power dissipation

power consumed by the gate that must be available from the power supply


Power Dissipation



Parameters of Logic Gates - 3

Propagation delay:


 the time required for a change in value of a signal to propagate from input to output.



Parameters of Logic Gates - 4

Noise margin

 the maximum external noise voltage added to an input signal that does not cause an undesirable change in the circuit output.



Noise tolerance is the degree to which a gate is impervious to noise spikes at its input.

Computer-Aided Design - 1


CAD

- Design of digital systems with large circuits containing many transistors is not easy and cannot be done manually.
- To develop & verify digital systems we need CAD tools
 - software programs that support computer-based representation of digital circuits.
- Design process
 - design entry
 - **—** ...
 - database that contains the photomask used to fabricate the IC

Computer-Aided Design - 2

- Different physical realizations
 - an application-specific integrated circuit (ASIC),
 - a field-programmable gate array (FPGA),
 - a programmable logic device (PLD),
 - and a full-custom IC.
- For every piece of device we have an array of software tools to facilitate
 - design
 - simulation,
 - testing,
 - and even programming


Xilinx Tools




Schematic Editor

- Editing programs for creating and modifying schematic diagrams on a computer screen
 - schematic capturing or schematic entry
 - you can drag-and-drop digital components from a list in an internal library (gates, decoders, multiplexers, registers, etc.)
 - You can draw interconnect lines from one component to another

Schematic Editor



A Schematic Design



Hardware Description Languages

HDL

- Verilog, VHDL
- resembles a programming language
- designed to describe digital circuits so that we can develop and test digital circuits

```
F(x,y,z,t) = xz' + yz't' + xyt'
```


```
module comp(F, x, y, z, t);
       input x, y, z, t;
       output F;
       wire e1, e2, e3;
       and gl(el, x, \sim z);
       and g2(e2, y, \sim z, \sim t);
       and g3(e3, x, y, \sim t);
       or g4(F, e1, e2, e3);
endmodule
```

Hardware Description Languages


HDL

- It represents logic diagrams and other digital information in textual form to describe the functionality and structure of a circuit.
- Moreover, the HDL description of a circuit's functionality can be abstract, without reference to specific hardware,
- thereby freeing a designer to devote attention to higher level functional detail (e.g., under certain conditions the circuit must detect a particular pattern of 1's and 0's in a serial bit stream of data) rather than transistor-level detail.

Simulation Results 1/3



Simulation Results 2/3



Simulation Results 3/3

