CHAPTER 7

MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES

Contents

- 7.1 Multi-Level Gate Circuits
- 7.2 NAND and NOR Gates
- 7.3 Design of Two-Level Circuits Using NAND and NOR Gates
- 7.4 Design of Multi-Level NAND- and NOR-Gate Circuits
- 7.5 Circuit Conversion Using Alternative Gate Symbols
- 7.6 Design of Two-Level, Multiple-Output Circuits
- 7.7 Multiple-Output NAND and NOR Circuits

Objectives


Topics introduced in this chapter:

- Design a minimal two-level or multi-level circuit
- Design or analyze a two-level gate circuit
- Design or analyze a multi-level gate circuit
- Convert circuits by adding or deleting inversion bubbles
- Design a minimal two-level or multiple-output circuit using Karnaugh maps

Terminology


AND-OR, OR-AND, OR-AND-OR, AND and OR

Four-Level Realization of Z




Three-Level Realization of Z

$$Z = (AB+C)[(D+E)+FG]+H$$
$$= AB(D+E)+C(D+E)+ABFG+CFG+H$$



Example: Multi-Level Design Using AND and OR Gates

$$f(a,b,c,d) = \sum m(1,5,6,10,13,14)$$



Two-level AND-OR gate

$$f = a'c'd + bc'd + bcd' + acd'$$

$$= c'd(a'+b) + cd'(a+b)$$
Three levels
Five gates
12 gate Inputs

Three-level **OR-AND-OR** gate

From 0's on the Karnaugh map


$$f' = c'd' + ab'c' + cd + a'b'c$$

$$\downarrow f''$$

$$f = (c+d)(a'+b+c)(c'+d')(a+b+c')$$

$$\downarrow f''$$

Two-level **OR-AND** gate




Three-level **AND-OR-AND** gate

7.2 NAND and NOR Gates

NAND gate

$$F = (ABC)' = A' + B' + C'$$


$$F = (X_1 X_2 ... X_n)' = X_1' + X_2' + ... + X_n'$$



(a) 3-input NAND gate




(b) NAND gate equivalent




(c) *n*-input NAND gate

7.2 NAND and NOR Gates

NOR gate






(a) 3-input NOR gate

(b) NOR gate equivalent


(c) n-input NOR gate

OR realized by using AND and NOT



7.2 NAND and NOR Gates

NAND gate realization of NOT, AND, and OR



AND realized by using OR and NOT

$$XY = \left(X' + Y'\right)'$$

DeMorgan's laws

$$(X_1 + X_2 + \dots + X_n)' = X_1' X_2' \dots X_n'$$

 $(X_1 X_2 \dots X_n)' = X_1' + X_2' + \dots + X_n'$

Conversion of a sum-of-products to several other two-level forms

$$F = A + BC' + B'CD = \left[\left(A + BC' + B'CD \right)' \right]'$$

$$= \left[A' \cdot \left(BC' \right)' \cdot \left(B'CD \right)' \right]'$$

$$= \left[A' \cdot \left(B' + C \right) \cdot \left(B + C' + D' \right) \right]'$$

$$= A + \left(B' + C \right)' + \left(B + C' + D' \right)'$$
NOR-OR

$$F = \left\{ \left[A + \left(B' + C \right)' + \left(B + C' + D' \right)' \right]' \right\}'$$
NOR-NOR-INVERT

$$F = (A+B+C)(A+B'+C')(A+C'+D)$$


$$= \left\{ \left[(A+B+C)(A+B'+C')(A+C'+D) \right]' \right\}$$

$$= \left[(A+B+C)' + (A+B'+C')' + (A+C'+D)' \right]'$$


$$= (A'B'C'+A'BC+A'CD')'$$

$$= (A'B'C')' \cdot (A'BC)' \cdot (A'CD')'$$
NAND-AND

Eight Basic Forms for Two-Level Circuits (p.186)





NAND-NOR




AND-OR to NAND-NAND Transformation

 $(l_1,l_2...)$: literals $(P_1,P_2...)$: product terms $F=l_1+l_2+...+P_1+P_2+...=\begin{pmatrix} i'&i'\\l_1&l_2&\cdots P_1&P_2&\cdots \end{pmatrix}$







(b) After transformation


7.4 Design of Multi-Level NAND- and NOR-Gates Circuits

- •Procedure: multi-level NAND-gate circuits
- Simplify the switching function
- Design a multi-level circuit of AND and OR gates
- Number the levels starting with the output gate as level 1
- Replace all gates with NAND gates, leaving all interconnections between gates unchanged
- Leave the inputs to levels 2,4,6,... unchanged
- Invert any literals which appear as inputs to levels 1, 3, 5, ...


7.4 Design of Multi-Level NAND- and NOR-Gates Circuits

Example: Multi-Level Circuit Conversion to NAND Gates

$$F_1 = a'[b' + c(d + e') + f'g'] + hi'j + k$$




(a) AND-OR network




(b) NAND network

Inverter




Alternative Gate Symbols


NAND Gate Circuit Conversion



(a) NAND gate network




(b) Alternate form for NAND gate network




(c) Equivalent AND-OR network

Conversion to NOR Gates





(a) Circuit with OR and AND gates




(b) Equivalent circuit with NOR gates

Conversion of AND-OR Circuits to NAND Gates





(b) First step in NAND conversion



(c) Completed conversion

Example: Design a circuit with four inputs and three outputs


$$F_1(A, B, C, D) = \sum m(11,12,13,14,15)$$

$$F_2(A, B, C, D) = \sum m(3,7,11,12,13,15)$$


$$F_3(A, B, C, D) = \sum m(3,7,12,13,14,15)$$

10


Karnaugh Maps for Equations



Realization of Equations



Multiple-Output Realization of Equations




Example: Design a multiple-output circuit with 4-inputs and 3-outputs

$$f_1 = \sum m(2,3,5,7,8,9,10,11,13,15)$$

$$f_2 = \sum m(2,3,5,6,7,10,11,14,15)$$

$$f_3 = \sum m(6,7,8,9,13,14,15)$$

Karnaugh Maps for Equations



Minimized equations

$$f_1 = bd + b'c + ab'$$

$$f_2 = c + a'bd$$


$$f_3 = bc + ab'c' + \begin{cases} abd \\ or \\ ac'd \end{cases}$$
 10gates,
25gate input

The minimal solution

$$f_1 = \underline{a'bd} + \underline{abd} + \underline{ab'c'} + b'c$$

$$f_2 = c + \underline{a'bd}$$
 8 gates
$$f_3 = bc + ab'c' + abd$$
 22 gate inputs


Determination of Essential Prime Implicants for Multiple-Output Realization




7.7 Multiple-Output NAND and NOR Circuits

Multi-level Circuits Conversion to NOR Gates

$$F_1 = [(a+b')c+d](e'+f)$$
 $F_2 = [(a+b')c+g'](e'+f)h$



(a) Network of AND and OR gates



(b) NOR network