

| Instruction |                  | Description                      | Operation  | Type | funct7                |  |       |  | funct3 |       |       |       | opcode      |   |               |        |  |  |
|-------------|------------------|----------------------------------|--|------|-----------------------|--|-------|--|--------|-------|-------|-------|-------------|---|---------------|--------|--|--|
|             |                  |                                  |  |      | 31                    |  |       |  | 25 24  | 20 19 |       | 15 14 | 12 11       | 7 | 6             | opcode |  |  |
| lui         | rd,imm           | Load Upper Immediate             | $rd \leftarrow imm\_u, pc \leftarrow pc+4$                     | U    | imm[31:12]            |  |       |  |        |       |       |       | rd          |   | 0 1 1 0 1 1 1 |        |  |  |
| auipc       | rd,imm           | Add Upper Immediate to PC        | $rd \leftarrow pc + imm\_u, pc \leftarrow pc+4$                | U    | imm[31:12]            |  |       |  |        |       |       |       | rd          |   | 0 0 1 0 1 1 1 |        |  |  |
| jal         | rd,pcrel_21      | Jump And Link                    | $rd \leftarrow pc+4, pc \leftarrow pc+imm\_j$                  | J    | imm[20 10:1 11 19:12] |  |       |  |        |       |       |       | rd          |   | 1 1 0 1 1 1 1 |        |  |  |
| jalr        | rd,imm(rs1)      | Jump And Link Register           | $rd \leftarrow pc+4, pc \leftarrow (rs1+imm\_i) \wedge \sim 1$ | I    | imm[11:0]             |  |       |  | rs1    |       | 0 0 0 |       | rd          |   | 1 1 0 0 1 1 1 |        |  |  |
| beq         | rs1,rs2,pcrel_13 | Branch Equal                     | $pc \leftarrow pc + ((rs1==rs2) ? imm\_b : 4)$                 | B    | imm[12 10:5]          |  | rs2   |  | rs1    |       | 0 0 0 |       | imm[4:1 11] |   | 1 1 0 0 0 1 1 |        |  |  |
| bne         | rs1,rs2,pcrel_13 | Branch Not Equal                 | $pc \leftarrow pc + ((rs1!=rs2) ? imm\_b : 4)$                 | B    | imm[12 10:5]          |  | rs2   |  | rs1    |       | 0 0 1 |       | imm[4:1 11] |   | 1 1 0 0 0 1 1 |        |  |  |
| blt         | rs1,rs2,pcrel_13 | Branch Less Than                 | $pc \leftarrow pc + ((rs1<rs2) ? imm\_b : 4)$                  | B    | imm[12 10:5]          |  | rs2   |  | rs1    |       | 1 0 0 |       | imm[4:1 11] |   | 1 1 0 0 0 1 1 |        |  |  |
| bge         | rs1,rs2,pcrel_13 | Branch Greater or Equal          | $pc \leftarrow pc + ((rs1>=rs2) ? imm\_b : 4)$                 | B    | imm[12 10:5]          |  | rs2   |  | rs1    |       | 1 0 1 |       | imm[4:1 11] |   | 1 1 0 0 0 1 1 |        |  |  |
| bltu        | rs1,rs2,pcrel_13 | Branch Less Than Unsigned        | $pc \leftarrow pc + ((rs1<rs2) ? imm\_b : 4)$                  | B    | imm[12 10:5]          |  | rs2   |  | rs1    |       | 1 1 0 |       | imm[4:1 11] |   | 1 1 0 0 0 1 1 |        |  |  |
| bgeu        | rs1,rs2,pcrel_13 | Branch Greater or Equal Unsigned | $pc \leftarrow pc + ((rs1>rs2) ? imm\_b : 4)$                  | B    | imm[12 10:5]          |  | rs2   |  | rs1    |       | 1 1 1 |       | imm[4:1 11] |   | 1 1 0 0 0 1 1 |        |  |  |
| lb          | rd,imm(rs1)      | Load Byte                        | $rd \leftarrow sx(m8(rs1+imm\_i)), pc \leftarrow pc+4$         | I    | imm[11:0]             |  |       |  | rs1    |       | 0 0 0 |       | rd          |   | 0 0 0 0 0 1 1 |        |  |  |
| lh          | rd,imm(rs1)      | Load Halfword                    | $rd \leftarrow sx(m16(rs1+imm\_i)), pc \leftarrow pc+4$        | I    | imm[11:0]             |  |       |  | rs1    |       | 0 0 1 |       | rd          |   | 0 0 0 0 0 1 1 |        |  |  |
| lw          | rd,imm(rs1)      | Load Word                        | $rd \leftarrow sx(m32(rs1+imm\_i)), pc \leftarrow pc+4$        | I    | imm[11:0]             |  |       |  | rs1    |       | 0 1 0 |       | rd          |   | 0 0 0 0 0 1 1 |        |  |  |
| lbu         | rd,imm(rs1)      | Load Byte Unsigned               | $rd \leftarrow zx(m8(rs1+imm\_i)), pc \leftarrow pc+4$         | I    | imm[11:0]             |  |       |  | rs1    |       | 1 0 0 |       | rd          |   | 0 0 0 0 0 1 1 |        |  |  |
| lhu         | rd,imm(rs1)      | Load Halfword Unsigned           | $rd \leftarrow zx(m16(rs1+imm\_i)), pc \leftarrow pc+4$        | I    | imm[11:0]             |  |       |  | rs1    |       | 1 0 1 |       | rd          |   | 0 0 0 0 0 1 1 |        |  |  |
| sb          | rs2,imm(rs1)     | Store Byte                       | $m8(rs1+imm\_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$       | S    | imm[11:5]             |  | rs2   |  | rs1    |       | 0 0 0 |       | imm[4:0]    |   | 0 1 0 0 0 1 1 |        |  |  |
| sh          | rs2,imm(rs1)     | Store Halfword                   | $m16(rs1+imm\_s) \leftarrow rs2[15:0], pc \leftarrow pc+4$     | S    | imm[11:5]             |  | rs2   |  | rs1    |       | 0 0 1 |       | imm[4:0]    |   | 0 1 0 0 0 1 1 |        |  |  |
| sw          | rs2,imm(rs1)     | Store Word                       | $m32(rs1+imm\_s) \leftarrow rs2[31:0], pc \leftarrow pc+4$     | S    | imm[11:5]             |  | rs2   |  | rs1    |       | 0 1 0 |       | imm[4:0]    |   | 0 1 0 0 0 1 1 |        |  |  |
| addi        | rd,rs1,imm       | Add Immediate                    | $rd \leftarrow rs1 + imm\_i, pc \leftarrow pc+4$               | I    | imm[11:0]             |  |       |  | rs1    |       | 0 0 0 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| slti        | rd,rs1,imm       | Set Less Than Immediate          | $rd \leftarrow (rs1 < imm\_i) ? 1 : 0, pc \leftarrow pc+4$     | I    | imm[11:0]             |  |       |  | rs1    |       | 0 1 0 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| sltiu       | rd,rs1,imm       | Set Less Than Immediate Unsigned | $rd \leftarrow (rs1 < imm\_i) ? 1 : 0, pc \leftarrow pc+4$     | I    | imm[11:0]             |  |       |  | rs1    |       | 0 1 1 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| xori        | rd,rs1,imm       | Exclusive Or Immediate           | $rd \leftarrow rs1 \oplus imm\_i, pc \leftarrow pc+4$          | I    | imm[11:0]             |  |       |  | rs1    |       | 1 0 0 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| ori         | rd,rs1,imm       | Or Immediate                     | $rd \leftarrow rs1 \vee imm\_i, pc \leftarrow pc+4$            | I    | imm[11:0]             |  |       |  | rs1    |       | 1 1 0 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| andi        | rd,rs1,imm       | And Immediate                    | $rd \leftarrow rs1 \wedge imm\_i, pc \leftarrow pc+4$          | I    | imm[11:0]             |  |       |  | rs1    |       | 1 1 1 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| slli        | rd,rs1,shamt     | Shift Left Logical Immediate     | $rd \leftarrow rs1 \ll shamt\_i, pc \leftarrow pc+4$           | I    | 0 0 0 0 0 0 0         |  | shamt |  | rs1    |       | 0 0 1 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| srli        | rd,rs1,shamt     | Shift Right Logical Immediate    | $rd \leftarrow rs1 \gg shamt\_i, pc \leftarrow pc+4$           | I    | 0 0 0 0 0 0 0         |  | shamt |  | rs1    |       | 1 0 1 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| srai        | rd,rs1,shamt     | Shift Right Arithmetic Immediate | $rd \leftarrow rs1 \gg shamt\_i, pc \leftarrow pc+4$           | I    | 0 1 0 0 0 0 0         |  | shamt |  | rs1    |       | 1 0 1 |       | rd          |   | 0 0 1 0 0 1 1 |        |  |  |
| add         | rd,rs1,rs2       | Add                              | $rd \leftarrow rs1 + rs2, pc \leftarrow pc+4$                  | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 0 0 0 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| sub         | rd,rs1,rs2       | Subtract                         | $rd \leftarrow rs1 - rs2, pc \leftarrow pc+4$                  | R    | 0 1 0 0 0 0 0         |  | rs2   |  | rs1    |       | 0 0 0 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| sll         | rd,rs1,rs2       | Shift Left Logical               | $rd \leftarrow rs1 \ll (rs2\%XLEN), pc \leftarrow pc+4$        | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 0 0 1 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| slt         | rd,rs1,rs2       | Set Less Than                    | $rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$        | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 0 1 0 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| sltu        | rd,rs1,rs2       | Set Less Than Unsigned           | $rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$        | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 0 1 1 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| xor         | rd,rs1,rs2       | Exclusive Or                     | $rd \leftarrow rs1 \oplus rs2, pc \leftarrow pc+4$             | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 1 0 0 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| srl         | rd,rs1,rs2       | Shift Right Logical              | $rd \leftarrow rs1 \gg (rs2\%XLEN), pc \leftarrow pc+4$        | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 1 0 1 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| sra         | rd,rs1,rs2       | Shift Right Arithmetic           | $rd \leftarrow rs1 \gg (rs2\%XLEN), pc \leftarrow pc+4$        | R    | 0 1 0 0 0 0 0         |  | rs2   |  | rs1    |       | 1 0 1 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| or          | rd,rs1,rs2       | Or                               | $rd \leftarrow rs1 \vee rs2, pc \leftarrow pc+4$               | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 1 1 0 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |
| and         | rd,rs1,rs2       | And                              | $rd \leftarrow rs1 \wedge rs2, pc \leftarrow pc+4$             | R    | 0 0 0 0 0 0 0         |  | rs2   |  | rs1    |       | 1 1 1 |       | rd          |   | 0 1 1 0 0 1 1 |        |  |  |