	Instruction	Description	Operation	Туре	funct7 25 24 20	fur 15 14		opcode 0
lui	rd,imm	Load Upper Immediate	$rd \leftarrow imm_u$ , $pc \leftarrow pc+4$	U	imm[31:12	2]	rd	0 1 1 0 1 1 1
auipc	rd,imm	Add Upper Immediate to PC	$rd \leftarrow pc + imm_u, pc \leftarrow pc+4$	U	imm[31:12	2]	rd	0 0 1 0 1 1 1
jal	rd,pcrel_21	Jump And Link	$rd \leftarrow pc+4$ , $pc \leftarrow pc+imm_{-}j$	J	imm[20 10:1 11	[19:12]	rd	1 1 0 1 1 1 1
jalr	rd,imm(rs1)	Jump And Link Register	rd $\leftarrow$ pc+4, pc $\leftarrow$ (rs1+imm_i) $\wedge$ $\sim$ 1	Ι	imm[11:0]	rs1 0	0 0 rd	1 1 0 0 1 1 1
beq	rs1,rs2,pcrel_13	Branch Equal	$pc \leftarrow pc + ((rs1==rs2) ? imm_b : 4)$	В	imm[12 10:5] rs2			] 1 1 0 0 0 1 1
bne	rs1,rs2,pcrel_13	Branch Not Equal	$pc \leftarrow pc + ((rs1!=rs2) ? imm_b : 4)$	В	imm[12 10:5] rs2	rs1 0	0 1 imm[4:1 11]	1 1 0 0 0 1 1
blt	rs1,rs2,pcrel_13	Branch Less Than	pc ← pc + ((rs1 <rs2) 4)<="" :="" ?="" imm_b="" td=""><td>В</td><td>imm[12 10:5] rs2</td><td>rs1 1</td><td>0 0 imm[4:1 11]</td><td>] 1 1 0 0 0 1 1</td></rs2)>	В	imm[12 10:5] rs2	rs1 1	0 0 imm[4:1 11]	] 1 1 0 0 0 1 1
bge	rs1,rs2,pcrel_13	Branch Greater or Equal	$pc \leftarrow pc + ((rs1>=rs2) ? imm_b : 4)$	В	imm[12 10:5] rs2	rs1 1	0 1 [imm[4:1 11]	] 1 1 0 0 0 1 1
bltu	rs1,rs2,pcrel_13	Branch Less Than Unsigned	$pc \leftarrow pc + ((rs1 < rs2) ? imm_b : 4)$	В	imm[12 10:5] rs2	rs1 1	1 0 imm[4:1 11]	1 1 0 0 0 1 1
bgeu	rs1,rs2,pcrel_13	Branch Greater or Equal Unsigned	$pc \leftarrow pc + ((rs1>=rs2) ? imm_b : 4)$	В	imm[12 10:5] rs2	rs1 1	1 1   imm[4:1 11]	] 1 1 0 0 0 1 1
lb	rd,imm(rs1)	Load Byte	$\texttt{rd} \; \leftarrow \; \texttt{sx(m8(rs1+imm\_i)), pc} \; \leftarrow \; \texttt{pc+4}$	Ι	imm[11:0]		0 0 rd	0 0 0 0 0 1 1
lh	rd,imm(rs1)	Load Halfword	$\texttt{rd} \leftarrow \texttt{sx(m16(rs1+imm\_i)), pc} \leftarrow \texttt{pc+4}$	Ι	imm[11:0]	rs1 0	0 1 rd	0 0 0 0 0 1 1
lw	rd,imm(rs1)	Load Word	$\texttt{rd} \leftarrow \texttt{sx(m32(rs1+imm\_i)), pc} \leftarrow \texttt{pc+4}$	Ι	imm[11:0]		1 0 rd	0 0 0 0 0 1 1
lbu	rd,imm(rs1)	Load Byte Unsigned	$\texttt{rd} \leftarrow \texttt{zx}(\texttt{m8}(\texttt{rs1+imm\_i})), \ \texttt{pc} \leftarrow \texttt{pc+4}$	Ι	imm[11:0]	rs1 1	0 0 rd	0 0 0 0 0 1 1
lhu	rd,imm(rs1)	Load Halfword Unsigned	$rd \leftarrow zx(m16(rs1+imm_i)), pc \leftarrow pc+4$	I	imm[11:0]		0 1 rd	0 0 0 0 0 1 1
sb	rs2,imm(rs1)	Store Byte	$m8(rs1+imm_s) \leftarrow rs2[7:0], pc \leftarrow pc+4$	S	imm[11:5] rs2		$0 \ 0 \ \mathrm{imm}[4:0]$	0 1 0 0 0 1 1
sh	rs2,imm(rs1)	Store Halfword	m16(rs1+imm_s) $\leftarrow$ rs2[15:0], pc $\leftarrow$ pc+4	S	imm[11:5] rs2		0 1 imm[4:0]	0 1 0 0 0 1 1
SW	rs2,imm(rs1)	Store Word	$m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc+4$	S	imm[11:5] rs2	1	1 0 imm[4:0]	0 1 0 0 0 1 1
addi	rd,rs1,imm	Add Immediate	$\texttt{rd} \leftarrow \texttt{rs1} + \texttt{imm\_i}, \ \texttt{pc} \leftarrow \texttt{pc+4}$	Ι	imm[11:0]		0 0 rd	0 0 1 0 0 1 1
slti	rd,rs1,imm	Set Less Than Immediate	$\texttt{rd} \; \leftarrow \; (\texttt{rs1} \; \texttt{<} \; \texttt{imm\_i}) \; ? \; 1 \; : \; \texttt{0, pc} \; \leftarrow \; \texttt{pc+4}$	Ι	imm[11:0]		1 0 rd	0 0 1 0 0 1 1
sltiu	rd,rs1,imm	Set Less Than Immediate Unsigned	$\texttt{rd} \leftarrow (\texttt{rs1} < \texttt{imm\_i}) \ ? \ 1 \ : \ \texttt{0, pc} \leftarrow \texttt{pc+4}$	I	imm[11:0]	rs1 0	1 1 rd	0 0 1 0 0 1 1
xori	rd,rs1,imm	Exclusive Or Immediate	$\texttt{rd} \leftarrow \texttt{rs1} \oplus \texttt{imm\_i},\; \texttt{pc} \leftarrow \texttt{pc+4}$	Ι	imm[11:0]	rs1 1	0 0 rd	0 0 1 0 0 1 1
ori	rd,rs1,imm	Or Immediate	$\texttt{rd} \leftarrow \texttt{rs1} \vee \texttt{imm\_i, pc} \leftarrow \texttt{pc+4}$	Ι	imm[11:0]	rs1 1	1 0 rd	0 0 1 0 0 1 1
andi	rd,rs1,imm	And Immediate	$\texttt{rd} \leftarrow \texttt{rs1} \wedge \texttt{imm\_i, pc} \leftarrow \texttt{pc+4}$	Ι	imm[11:0]		1 1 rd	0 0 1 0 0 1 1
slli	rd,rs1,shamt	Shift Left Logical Immediate	$rd \leftarrow rs1 << shamt_i, pc \leftarrow pc+4$	L.	0 0 0 0 0 0 0 shamt		0 1 rd	0 0 1 0 0 1 1
srli	rd,rs1,shamt	Shift Right Logical Immediate	$rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4$		0 0 0 0 0 0 0 0 shamt		0 1 rd	0 0 1 0 0 1 1
srai	rd,rs1,shamt	Shift Right Arithmetic Immediate	$rd \leftarrow rs1 >> shamt_i, pc \leftarrow pc+4$		0 1 0 0 0 0 0 shamt		0 1 rd	0 0 1 0 0 1 1
add	rd,rs1,rs2	Add	$\texttt{rd} \leftarrow \texttt{rs1} + \texttt{rs2}, \ \texttt{pc} \leftarrow \texttt{pc+4}$	L	0 0 0 0 0 0 0 0 rs2		0 0 rd	0 1 1 0 0 1 1
sub	rd,rs1,rs2	Subtract	$\texttt{rd} \leftarrow \texttt{rs1 - rs2, pc} \leftarrow \texttt{pc+4}$		0 1 0 0 0 0 0 rs2		0 0 rd	0 1 1 0 0 1 1
sll	rd,rs1,rs2	Shift Left Logical	$\texttt{rd} \;\leftarrow\; \texttt{rs1} \;\mathrel{<<}\; (\texttt{rs2}\texttt{XXLEN}) ,\; \texttt{pc} \;\leftarrow\; \texttt{pc+4}$	-	0 0 0 0 0 0 0 0 rs2		0 1 rd	0 1 1 0 0 1 1
slt	rd,rs1,rs2	Set Less Than	$rd \leftarrow (rs1 < rs2) ? 1 : 0, pc \leftarrow pc+4$	L	0 0 0 0 0 0 0 0 rs2	rs1 0	1 0 rd	0 1 1 0 0 1 1
sltu	rd,rs1,rs2	Set Less Than Unsigned	rd $\leftarrow$ (rs1 < rs2) ? 1 : 0, pc $\leftarrow$ pc+4		0 0 0 0 0 0 0 0 rs2		1 1 rd	0 1 1 0 0 1 1
xor	rd,rs1,rs2	Exclusive Or	$rd \leftarrow rs1 \oplus rs2$ , $pc \leftarrow pc+4$		0 0 0 0 0 0 0 0 rs2	rs1 1	0 0 rd	0 1 1 0 0 1 1
srl	rd,rs1,rs2	Shift Right Logical	rd $\leftarrow$ rs1 >> (rs2%XLEN), pc $\leftarrow$ pc+4	R	0 0 0 0 0 0 0 0 rs2		0 1 rd	0 1 1 0 0 1 1
sra	rd,rs1,rs2	Shift Right Arithmetic	rd $\leftarrow$ rs1 >> (rs2%XLEN), pc $\leftarrow$ pc+4	R	0 1 0 0 0 0 0 rs2		0 1 rd	0 1 1 0 0 1 1
or	rd,rs1,rs2	Or	$\texttt{rd} \leftarrow \texttt{rs1} \vee \texttt{rs2, pc} \leftarrow \texttt{pc+4}$		0 0 0 0 0 0 0 0 rs2	rs1 1	1 0 rd	0 1 1 0 0 1 1
and	rd,rs1,rs2	And	rd $\leftarrow$ rs1 $\land$ rs2, pc $\leftarrow$ pc+4	R	0 0 0 0 0 0 0 0 rs2	rs1 1	1 1 rd	0 1 1 0 0 1 1