# University of Moratuwa

## ELECTRONIC AND TELECOMMUNICATION ENGINEERING

EN3030: CIRCUITS AND SYSTEM DESIGN

# INFOS: RV321 RISC-V PROCESSOR



Group 12: INFOS

Tharindu O.K.D. 190622R Sanjith. S 190562G Kajhanan K. 190286M Yasarantha D. D. K. B 190719V Wansooriya W.H.O. 190664V

February 13, 2023

### Contents

1	Inst	truction Set Architecture	2
2	Mic	ero Architecture	3
	2.1	Overview	3
	2.2	Register Files	3
	2.3	Immediate Generator	3
	2.4	ALU Design	3
	2.5	Control Unit	4
3	Mei	mory Hierarchy	5
	3.1	Overview	5
	3.2	Design Specifications	5
	3.3	Design Decisions	
	3.4	Eviction Line Selection	6
	3.5	Realization of Cache Controller	6
	3.6	Architecture	7
4	Ver	ification of the Design	8
	4.1	Pre-stage Verifications	8
	4.2	Core Verification	8
	4.3	Memory Hierarchy Verification	9
A	Cor	ntributions	15
${f L}$	$\mathbf{ist}$	of Figures	
	1	Micro Architecture Together with Data Paths	3
	2	Cache Controller as a Finite State Machine	
	3	Memory Architecture	7
	4	Processor State After an SRLI Instruction	8
	5	Monitoring the Memory Contents	9
${f L}$	$\operatorname{ist}$	of Tables	
	1	ALU Operation	1
	$\frac{1}{2}$	ALU Operation	$\frac{4}{4}$
	3	Cache Parameters	5
		Abstract	
		This report presents the design and implementation of a single-cycle Reduced Instruc-	
	tio	on Set Computer (RISC-V) processor, based on the RV32I instruction set architecture.	

This report presents the design and implementation of a single-cycle Reduced Instruction Set Computer (RISC-V) processor, based on the RV32I instruction set architecture. The processor is implemented using Verilog Hardware Description Language and simulated using Verilator together with the GTKWave toolbox. The processor includes the basic RISC-V instruction set, including arithmetic, logical, and control flow instructions, and is capable of executing these instructions in a single clock cycle. The latter part of the work focuses on a cache controller design for a direct mapped cache bonded with a fully associative victim cache.

# 1 Instruction Set Architecture

Based on the requirements of the design it is decided to give support for all 37 instructions of the RV32i instruction set. At earlier stages, the instruction encodings are analyzed thoroughly and the results together with instructions are as follows.

funct3 opcode 0	rd 0 1 1 0 1 1 1	rd 0 0 1 0 1 1 1	rd 11101111	0 0 0 ld rd 1 1 0 0 1 1 1	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0 0 1 [imm[4:1 11] 1 1 0 0 0 1 1		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$  1\ 1\ 0\  \text{mm}[4:1 11] \ 1\ 1\ 0\ 0\ 0\ 1\ 1 $	$  1\ 1\ 1\  \operatorname{imm}[4:1 11] \ 1\ 1\ 0\ 0\ 0\ 1\ 1 $	0 0 0 0 rd 0 0 0 0 0 1 1	001 rd 0000011	010 rd 0000011	1 0 0 0 0 0 0 0 1 1	101 rd 0000011	0 0 0 imm[4:0] 0 1 0 0 0 1 1	0 0 1 imm[4:0] 0 1 0 0 0 1 1	0 1 0 imm[4:0] 0 1 0 0 0 1 1	0000 rd 0010011	010 rd 0010011	011 rd 0010011	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 0 0 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1111 rd 0010011	0 0 1 rd 0 0 1 0 0 1 1	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{bmatrix} 1 & 0 & 1 \end{bmatrix}$ rd $\begin{bmatrix} 0 & 0 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$	0 0 0 0 rd 0 1 1 0 0 1 1	000 rd 0110011	001 rd 0110011	010 rd 0110011	011 rd 0110011	100 rd 0110011	1 0 1 rd 0 1 1 0 0 1 1	1 0 1 rd 0 1 1 0 0 1 1	1110 rd 0110011	
25 24 20 19	imm[31:12]	imm[31:12]	imm[20 10:1 11 19:12]	imm[11:0] rs1	5] rs2 rs1	[5] rs2 rs1	5] rs2 rs1	5] rs2 rs1	[5] rs2 rs1	5] rs2 rs1	imm[11:0] rs1	imm[11:0] rs1	imm[11:0] rs1	imm[11:0] rs1	imm[11:0] rs1	rs2 rs1	rs2 rs1	rs2 rs1	imm[11:0] rs1	imm[11:0] rs1	imm[11:0] rs1	imm[11:0] rs1	imm[11:0] rs1	imm[11:0] rs1	0 shamt rs1	0 0 shamt rs1	0 0 shamt rs1	0 0  rs2	0 0  rs2	0 0 rs2 rs1	0 0 rs2 rs1	0 0 rs2 rs1	0 0 rs2 rs1	0 0  rs2	0 0  rs2 rs1	) 0 rs2 rs1	
Type $funct7$	n	n	J.	umi I	B imm[12 10:5]	B imm[12]10:5]	B imm[12 10:5]	B imm[12 10:5]	B imm[12]10:5]	B imm[12 10:5]	I I	umi I	I I	I I	umi I		pc+4 S imm[11:5]	pc+4 S imm[11:5]	I	pc+4 I imn	pc+4 I imn	I I	I I	I I	0 0 0 0 0 0 I	I 0 0 0 0 0 0	I 0 1 0 0 0 0	R 000000	R 01000	R 000000	R 00000	R 00000	R 000000	0 0 0 0 0	$0\ 1\ 0\ 0\ 0$	R 0000000	0000
Operation	rd ← imm_u, pc ← pc+4	$rd \leftarrow pc + imm_u, pc \leftarrow pc+4$	$rd \leftarrow pc+4$ , $pc \leftarrow pc+immj$	rd $\leftarrow$ pc+4, pc $\leftarrow$ (rs1+imm_i) $\land \sim$ 1	$pc \leftarrow pc + ((rs1==rs2) ? imm_b : 4)$	$pc \leftarrow pc + ((rs1!=rs2) ? imm_b : 4)$	+ pc +	$\downarrow$	$\downarrow$	$pc \leftarrow pc + ((rs1)=rs2) ? imm_b : 4)$	$rd \leftarrow sx(m8(rs1+imm\_i)), pc \leftarrow pc+4$	$rd \leftarrow sx(m16(rs1+imm\_i))$ , $pc \leftarrow pc+4$	$rd \leftarrow sx(m32(rs1+imm\_i))$ , $pc \leftarrow pc+4$	$rd \leftarrow zx(m8(rs1+imm\_i)), pc \leftarrow pc+4$	$rd \leftarrow zx(m16(rs1+imm\_i))$ , $pc \leftarrow pc+4$	m8(rs1+imm_s) $\leftarrow$ rs2[7:0], pc $\leftarrow$ pc+4	1	$m32(rs1+imm_s) \leftarrow rs2[31:0], pc \leftarrow pc$	$rd \leftarrow rs1 + imm\_i$ , $pc \leftarrow pc+4$	$rd \leftarrow (rs1 < imm\_i)$ ? 1 : 0, $pc \leftarrow pc$	$rd \leftarrow (rs1 < imm\_i)$ ? 1 : 0, $pc \leftarrow pc$	${ m rd} \leftarrow { m rs1} \oplus { m imm\_i}$ , ${ m pc} \leftarrow { m pc+4}$	$rd \leftarrow rs1 \lor imm\_i$ , $pc \leftarrow pc+4$	$rd \leftarrow rs1 \land imm\_i$ , $pc \leftarrow pc+4$	$rd \leftarrow rs1 << shant_i, pc \leftarrow pc+4$	$rd \leftarrow rs1 >> shamt_i$ , $pc \leftarrow pc+4$	$rd \leftarrow rs1 >> shamt_i$ , $pc \leftarrow pc+4$	$rd \leftarrow rs1 + rs2$ , $pc \leftarrow pc+4$	$rd \leftarrow rs1$ - $rs2$ , $pc \leftarrow pc+4$	rd $\leftarrow$ rs1 << (rs2%XLEN), pc $\leftarrow$ pc+4	rd $\leftarrow$ (rs1 < rs2) ? 1 : 0, pc $\leftarrow$ pc+4	$\downarrow$	$rd \leftarrow rs1 \oplus rs2$ , $pc \leftarrow pc+4$	rd $\leftarrow$ rs1 >> (rs2%XLEN), pc $\leftarrow$ pc+4	rd $\leftarrow$ rs1 >> (rs2%XLEN), pc $\leftarrow$ pc+4	rd $\leftarrow$ rs1 $\lor$ rs2, pc $\leftarrow$ pc+4	
Description	Load Upper Immediate	Add Upper Immediate to PC	Jump And Link	Jump And Link Register	13 Branch Equal	13 Branch Not Equal	rs1,rs2,pcrel_13 Branch Less Than	rs1,rs2,pcrel_13 Branch Greater or Equal	rs1,rs2,pcrel_13 Branch Less Than Unsigned	rs1,rs2,pcrel_13 Branch Greater or Equal Unsigned	Load Byte	Load Halfword	Load Word	Load Byte Unsigned	Load Halfword Unsigned	Store Byte	Store Halfword	Store Word	Add Immediate	Set Less Than Immediate	Set Less Than Immediate Unsigned	Exclusive Or Immediate	Or Immediate	And Immediate	Shift Left Logical Immediate	Shift Right Logical Immediate	Shift Right Arithmetic Immediate	Add	Subtract	Shift Left Logical	Set Less Than	Set Less Than Unsigned	Exclusive Or	Shift Right Logical	Shift Right Arithmetic	Or	
Instruction	rd,imm	rd, imm	rd,pcrel_21	rd,imm(rs1)	rs1,rs2,pcrel_13	rs1,rs2,pcrel_13	rs1,rs2,pcrel_1	rs1,rs2,pcrel_1	rs1,rs2,pcrel_1	rs1,rs2,pcrel_1	rd,imm(rs1)	rd, imm(rs1)	rd, imm(rs1)	rd, imm(rs1)	rd, imm(rs1)	rs2,imm(rs1)	rs2,imm(rs1)	rs2,imm(rs1)	rd, rs1, imm	rd,rs1,imm	rd,rs1,imm	rd,rs1,imm	rd,rs1,imm	rd,rs1,imm	rd, rs1, shamt	rd, rs1, shamt	rd,rs1,shamt	rd,rs1,rs2	rd,rs1,rs2	rd,rs1,rs2	rd,rs1,rs2	rd,rs1,rs2	rd,rs1,rs2	rd,rs1,rs2	rd,rs1,rs2	rd,rs1,rs2	
	lui	auipc	jal	jalr	ped	pne	blt	bge	bltu	pgen	1b	1h	lw	1bu	1hu	qs	sh	SW	addi	slti	sltiu	xori	ori	andi	slli	srli	srai	add	qns	s11	slt	sltu	xor	srl	sra	or	

## 2 Micro Architecture

#### 2.1 Overview




Figure 1: Micro Architecture Together with Data Paths

The processor design is completely based on a 32-bit architecture meaning that all the data paths are 32-bit in size. The main constituents include a Program Counter, an Instruction Memory, a Register File, a 32-bit ALU, and an Immediate Generator. Refer to the next section for more details about these blocks.

The branching addresses, on occurrence, when branching instructions are executed, are calculated by a separate adder (Branching Adder indicated in the above figure). A separate adder is used to add 4 to the program counter, to find the address of the instruction that is sequentially next to the current instruction. For lui, jal, jalr, and auipc instructions, a new Mux is inserted before RegisterFile (PCAluMux) so that the return address can be stored in the rd register.

## 2.2 Register Files

Our single-cycle processor architecture demands the register read access through combinational logic and write access at the clock risign edge. Totally a 32 different 32-bit registers are implemented. Among them x0 register is hard-wired to zero register.

#### 2.3 Immediate Generator

The immediate generator extracts the corresponding immediate bits from the given instruction according to the type and sign-extends in to a 32-bit number.

## 2.4 ALU Design

The operations that should be implemented by the ALU were decided after inspecting all the supported instructions. We concluded that there is a total of 12 operations are required; hence, a 4-bit ALU signal is required to encode the necessary control signals. For the branching instructions, 3 flags are given by the ALU. The operations and flags are given in table 1.

ALU Control	Description	Operation
0000	AND	A & B
0001	OR	A   B
0010	XOR	AB
0011	ADD	A + B
0100	SUB	A - B
0101	Set Less Than	(A < B)?1:0
0110	Logical Left Shift	<<
0111	Set Less than Unsigned	
1000	Logical Right Shift	>>
1001	Arithmetic Right Shift	
1010	JALR Jump	
1011	select B	В

Table 1: ALU Operation

## 2.5 Control Unit

The control unit is designed to echo the following flow of logic. First, it would read the opcode of the instruction and identify the corresponding instruction type. Then according to the instruction type, it would send the required signals to each module. Table 2 shows the outputs of the control unit that would realize the above flow of logic.

Type		RW	MR	$\mathbf{M}\mathbf{W}$						
Type	rs2Imm	aluMem	pcImm	pcAlu	immBran	aluBran	stall	1644	WIIL	101 00
R	0	0	X	1	0	0	1	1	0	0
I	1	0	X	1	0	0	1	1	0	0
I_load	1	1	X	1	0	0	ready	1	1	0
$I_{-j}$ alr	X	X	0	0	X	1	1	1	0	0
S	1	X	X	X	0	0	~wait	0	0	1
В	0	X	X	X	X	0	1	0	0	0
$\mathbf{U}_{-}\mathbf{lui}$	0	0	X	1	0	0	1	1	0	0
U₋auipc	X	X	1	0	0	0	1	1	0	0
$J_{-jal}$	X	X	0	0	1	0	1	1	0	0

Table 2: Mux Control Signals

## 3 Memory Hierarchy

#### 3.1 Overview

The operations inside the core processor can be done at a very high speed compared to memory-related operations. This creates a situation where the central processing unit has to wait for the data to be fetched from memory, which can slow down the overall performance of the system. To mitigate this bottleneck, systems often use caching by utilizing temporal and spatial locality.

In our design, we achieved such an approach by designing the memory path wider(four times) than the CPU data access path. A wider path together with a small faster memory element is giving access to more(three more in our case) neighbouring data elements of the memory within the same access time.

### 3.2 Design Specifications

In addition to the main memory, our memory design consist of two key components.

- 1. A completely directed mapped primary cache.
- 2. A small fully associative victim cache.

To imitate the physical constraints in our simulation, we scheduled the memory operations to be five clock cycles long whereas other cache-related operations can be performed with a single clock cycle. Although, the processor can address a total of four gigabytes of memory while supporting the byte addressing, based on the simulation constraints it is decided to keep the memory to 256kB in size. That is only the first eighteen bits of the CPU address are used in specifying the memory location.

We simulated a direct mapped cache of size two-kilo bytes together with a fully associative victim cache of size 128bytes. Based on the memory path specifications, memory and cache lines are considered to have 16 bytes. Based on our decisions, here are the sizes of some parameters

PARAMETER	SIZE (bits)
Cache Line	128
Cache Offset	4
Primary Cache Index	7
Primary Cache Tag	7
Victim Cache Index	3
Victim Cache Tag	14

Table 3: Cache Parameters

Considering the fully associative nature of the victim cache, it is decided to implement a write-back policy together with the allocation as the writing policies. According to the policy, any memory writing operation will bring the data line into the memory and make it dirty. Once an eviction is requested from the victim, memory write-back will happen only if the such line is dirty.

#### 3.3 Design Decisions

Considering the availability of data in three distinguished places, the memory delay for data accessing varies randomly. So it is the task of the cache controller to indicate to the CPU the state of the data. Since our data is always brought to the primary cache before accessing or modification, knowing when the data is ready in the cache is enough for the CPU to interact with memory. In our implementation, we directly compare the primary cache tag when the particular primary cache line is valid and use it as a ready signal for the CPU to proceed with the next operation. Hence, making sure the tag is get updated at the right time will indicate the readiness of the data to the CPU.

When the CPU request is a memory write operation, it is not necessary to keep the total processing unit in an IDLE state. The memory write operation can be performed parallelly. But it will be problematic when the CPU comes up with two subsequent write operations. As a way to tackle the issue, unlike in load, our implementation gives the CPU a wait signal which indicates the CPU to wait before proceeding to the next operation.

#### 3.4 Eviction Line Selection

In the case of requesting space from an already filled victim cache, data spilling should be avoided by writing the dirty data line back into memory. Under this regard, the method of choosing the block to be evicted is done carefully to reduce the latency. To exploit the concept of temporal locality, we have made use of the not mostly used technique. We are using 2 bits to encode the most recently used (MRU) blocks. This means, at a time 3 blocks can be labelled as MRU. MRU approach is implemented by initializing MRU register values to 00 and when something is written to the victim cache, making the MRU bits to the block written as 11, keeping MRU values of other blocks with 00 unchanged and decrementing all other blocks by 1. After checking and shortlisting the 5 least recently used blocks, one is selected from the state of 2 bits [13:12] from the CPU address.

#### 3.5 Realization of Cache Controller

Our approach to the cache controller design could be realized with the following finite state machine.




Figure 2: Cache Controller as a Finite State Machine

Normally the memory will be in IDLE state. When the CPU provides a valid read or write instruction,

- 1. The controller will check whether the data is available in the primary cache. Suppose the data is available and the instruction is of load type the controller will do nothing while allowing the CPU to access the data.
- 2. Suppose the data is available and the instruction is of write type, the controller will turn into CACHE\_WRITE state and allow the CPU to write into the cache while tracking the modification via a dirty flag unique to the line.
- 3. When there is a cache miss, the controller will search for the data inside the victim. Availability of the data into victim excites the cache into VICTIM\_SWAP state while allowing the data swap between the primary cache and victim cache. The controller is then forwarded to IDLE state.
- 4. Victim misses together with a cache miss, trigger the controller into either one of WRITE\_BACK state or CACHE\_ALLOCATE state based on whether the selected victim line is dirty. Where the victim line selection will happen according to an algorithm that always preserves the most recently used three lines.
- 5. On the WRITE\_BACK state, the dirty victim line will be written back into the memory and the controller is forwarded to CACHE\_ALLOCATE state. In this state, the data will be fetched from both memory and the CPU to put into the appropriate cache line according to the instruction.

#### 3.6 Architecture




Figure 3: Memory Architecture

## 4 Verification of the Design

#### 4.1 Pre-stage Verifications

At earlier stages, simple modules are designed and verified using Modelsim integrated environment available in Quartus Prime. Later the core design is completely designed and simulated using chisel scripts. After complete verification of the core processor data paths, the working of each instruction is verified using the verilator script. Here in the fig4 the implementation of SRLI instruction is illustrated.

```
0016d693
                                srli a3,a3,0x1
clock count :2965
Instr. Addrs. :68
ALUCTRL :8
ALUOUT/cacheAddrs :0
ALU equal :1
ALU greaterThanEqual :1
ALU greaterThanEqualUnsigned :1
Immediate :1
RegWrite Data :0
RegRead Data1 :1
RegRead Data2 :356
CacheRead Data:0
cacheRead :0
cacheWrite :0
mainMemAdrrs :0
mainMemRead :0
mainMemWrite :0
memWriteBlock : 0 0 0 0 0 0 0
```

Figure 4: Processor State After an SRLI Instruction


#### 4.2 Core Verification

The proper functioning of the design is verified by running a simple c code snippet that calculates the least common multiple of two given integers.

```
int main() {
   int n1 = 75, n2 = 50, max;
   max = (n1 > n2) ? n1 : n2;
   while (1) {
      if ((max % n1 == 0) && (max % n2 == 0)) {
           break;
      }
      ++max;
   }
   return 0;
}
```

Initially, the code snippet was converted into assembly-level instructions using the open-source riscv-rv32i-gcc tool-chain to compile a given C code. Using a custom-made python assembler for our design, we derived binaries from the converted assembly-level instructions. These instructions are loaded into the instruction memory using the memory content editor available with Quartus Prime Software and the data memory is monitored to check whether the expected outcome is attained.

Register monitoring are performed using a Verilator script and the results are as follows, We used 50 and 75 as our numbers and the least common multiple 150 is observable at the appropriate location in the cache.



(c) Primary Cache Memory

Figure 5: Monitoring the Memory Contents

### 4.3 Memory Hierarchy Verification

Cache functions are verified completely using a verilator script and the result are as follows.

HELLO... CACHE CONTROLLER HERE...!

CLOCK NUMBER 00000101

@echo: Variables Are Properly Initiated.

FIRST WRITE REQUEST --> ADDR:16, DATA:12 DATA WRITE REQUESTED SUCCESSFULLY...!

CLOCK NUMBER 00000110

@echo: CPU can proceed to the next instruction from here.

LOADING THE SAME DATA (ADDR: 16)

1

LOADED SUCCESSFULLY...!
CLOCK NUMBER 00001100

16: 000000000000000000000000000001100

CPU DATA IN LINE: 00000000000000000000000000001100

@echo: Observe that the data is only available after five more clock cycles from

Write Request.

@echo: This is because controller will consider the line valid only after

neighbouring elements are fetched from Main Memory

CACHE LINE: TAG: 0000000

VALIDITY: 1

DIRTY: 1

WRITE REQUEST ON THE SAME LINE...! --> ADDR: 2064, DATA: 23

DATA WRITE REQUESTED SUCCESSFULLY...!

CLOCK NUMBER 00001101

-----ANALYZING THE MEMORY CONTENT------

CLOCK NUMBER 00010011

@echo: Overiding the cache line, forced the content in the first primary cache line to a line in the victim cache.

CACHE LINE: 1 TAG: 0000001

VALIDITY: 1

DIRTY: 1

VICTIM LINE: 0

TAG: 00000000000001

VALIDITY: 1

DIRTY: 1 NMRU: 11

```
READING THE EARLIER DATA AGAIN(ADDR: 16)
LOADED SUCCESSFULLY...!
CLOCK NUMBER 00010110
     0000000000000000000000000000001100
16:
CPU DATA IN LINE:
               -----ANALYZING THE MEMORY CONTENT-----
CLOCK NUMBER 00010111
@echo: Victim Hit: Data will be swapped between primary cache and victim cache.
CACHE LINE:
TAG:
    0000000
DATA:
     00: 000000000000000000000000000001100
                               VALIDITY:
DIRTY: 1
VICTIM LINE: 0
TAG: 00000010000001
DATA:
     00: 0000000000000000000000000000010111
                               VALIDITY:
       1
DIRTY: 1
NMRU:
     11
FILLING THE VICTIM...!
DATA WRITE REQUESTED SUCCESSFULLY...!
CLOCK NUMBER 00011000
DATA WRITE REQUESTED SUCCESSFULLY...!
CLOCK NUMBER 00011110
LOADED SUCCESSFULLY...!
CLOCK NUMBER 00101010
DATA WRITE REQUESTED SUCCESSFULLY...!
CLOCK NUMBER 00101011
DATA WRITE REQUESTED SUCCESSFULLY...!
CLOCK NUMBER 00110001
DATA WRITE REQUESTED SUCCESSFULLY...!
CLOCK NUMBER 00110111
DATA WRITE REQUESTED SUCCESSFULLY...!
CLOCK NUMBER 00111101
@echo: Victim is filled while leaving a line clean(Load Instruction).
MEMORY LINE: 3586
    DATA:
                               ------
```

VICTIM LINE: 0

TAG: 00000010000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 1

TAG: 00000000000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 2

TAG: 00011000000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 3

TAG: 00000110000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 4

TAG: 00011100000001

VALIDITY: 1

DIRTY: 0 NMRU: 00

VICTIM LINE: 5

TAG: 00000100000001

VALIDITY: 1

DIRTY: 1

NMRU: 01

VICTIM LINE: 6

TAG: 00010100000001

VALIDITY: 1

DIRTY: 1 NMRU: 10

VICTIM LINE: 7

TAG: 00010000000001

VALIDITY: 1

DIRTY: 1 NMRU: 11

----- VICTIM END -----

WRITING ONE MORE DATA ON THE SAME LINE. DATA WRITE REQUESTED SUCCESSFULLY...!

CLOCK NUMBER 01001101

@echo: Controller will choose the dirty less line and Override it(Best option since

no need for a WRITE\_BACK stage)

-----VIEWING THE VICTIM CONTENT-----

VICTIM LINE: 0

TAG: 00000010000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 1

TAG: 00000000000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 2

TAG: 00011000000001

 VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 3

TAG: 00000110000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 4

TAG: 01111110000001

VALIDITY: 1

DIRTY: 1 NMRU: 11

VICTIM LINE: 5

TAG: 00000100000001

VALIDITY: 1

DIRTY: 1 NMRU: 00

VICTIM LINE: 6

TAG: 00010100000001

VALIDITY: 1

DIRTY: 1 NMRU: 01

VICTIM LINE: 7

TAG: 00010000000001

VALIDITY: 1

DIRTY: 1 NMRU: 10

------ VICTIM END ------

## A Contributions

PERSON	CONTRIBUTION
Tharindu O.K.D - 190622R	Design and Implementation of Control Unit in Chesel.  Data Path Design for CPU. Verilator Simulation of the CPU. FPGA board Implementation
Sanjith. S - 190562G	Design and Implementation of Memory Hierarchy in verilog. Verification of Cache Controller with Verilator.
Kajhanan. K - 190286M	Design of Memory Unit. Verilog Implementation of Eviction Unit.
Yasarathna D.D.K.B 190719V	Verilog Implementation of ALU and Compiler Design
Wansooriya W.H.O 190664V	Compiler Design

# References

- 1. Computer Organization and Design: the Hardware/Software Interface: Third Edition.
- 2. Instruction Set
- 3. A verilog based implementation
- 4. What is RISC architecture?
- 5. RISC-V RV32I Instruction Encoding
- 6. Two-level Cache controller implementation