University of Peradeniya

DEPARTMENT OF COMPUTER ENGINEERING



CO425: FINAL YEAR PROJECT II

A Faster GPU Implementation Of Breadth-First Traversal For EDA Graph Circuits

Authors Dinali Dabarera(E/11/064) Erandika Harshani (E/11/145) Supervisor Dr. Roshan Ragel

October 5, 2016

Abstract

With Moore's law in effect, as the complexity of digital electronic circuits increases, the amount of time spend by the electronic design automation (EDA) tools to design such circuits also increases. It brings us to the point, where we need to improve the performance of EDA algorithms to fulfill the present and the future requirements of the EDA industry. Out of many algorithms used by these tools, Breadth First Traversal (BFT) is one of the most commonly used algorithms to traverse the gates of electronic circuits.

Therefore, we present a simple, fast and parallelizable BFT algorithm named, H-BFT. We show that the CPU implementation of H-BFT is about 75x faster than the CPU implementation of the state of the art, the Sparse Matrix Vector Product (SMVP) based BFT. Further, with the new features introduced by NVIDIA in their GPUs, we have accelerated both the state of the art SMVP based BFT implementation and our new H-BFT implementation. The best speedups we achieved via these accelerations are 150x and 10x for the SMVP-BFT and H-BFT respectively.

Contents

1.	Sum	ımary	1
2.	2.1. 2.2. 2.3.	221111001101111111111111111111111111111	2 2 2 3 4
3.		kground Related work	5
4.		Breadth-First Search using Sparse Matrix Vector Multiplication(SMVP-BFS)	10 12 13 13
5.	5.1.	FT- Our Breadth-First Traversal Design and Implementation of H-BFT on CPU	15 15 16
6.	6.1. 6.2.	Types of GPU Tested 6.1.1. NVIDIA Tesla K40 Generating Data-set 6.2.1. Benchmarks 6.2.2. Method of using Benchmarks Method of getting results	18 18 18 18 19 19
7.		CPU vs. GPU	
8.	Con	clusion	27

Bil	bliography	28
Α.	Glossary	30
В.	Project artifacts B.1. SMVP-Breadth-First Search implementation using dynamic parallelism . B.2. CPU implementation of H-BFT algorithm in C	
	B.3. GPU implementation of H-BFT using dynamic parallelism	

List of Figures

4.1.	Sparse Matrix and Compressed Row Format, i) Simple circuit, ii) Di-	
	rected graph corresponds to i, iii) Sparse matrix of ii, iv) Compressed	
	Row Format of iii	11
4.2.	Adjacency List representation of a graph	11
4.3.	BFT using Sparse Matrix Vector Multiplication	12
5.1.	Graph List and level variables for the example circuit in Fig.4.1 $ \dots \dots$	15
6.1.	Nvidia Tesla K40	18
7.1.	Execution time Vs NNZ for SMVP-BFS	21
7.2.	Speedup for SMVP-BFS	22
7.3.	Execution Time Vs NNZ of H-BFT for Average case data sets	23
7.4.	Execution Time Vs NNZ of H-BFT for Best case data sets	24
7.5.	Execution Time Vs NNZ of H-BFT for Worst case data sets	24
7.6.	Speed-up Vs NNZ of H-BFT for all the data sets	25

List of Tables

3.1.	Summary of Research papers	8
3.2.	Summary of Breadth-First Search Implementation Researches	Ć
7.1.	Execution time taken by all the algorithms when nnz=10 ⁸	26

1. Summary

In CO421, our main objective was to understand the available EDA graph algorithms on GPU. From literature review we found out that the Breadth-First Search using Sparse Matrix Vector Product was the most common implementation and research work done by many researchers till 2015. With the introduction of Kepler GPU card by NVIDIA the direction changed. But in Semester 7, what we focused on was, implementation of Breadth-First Traversal using Sparse Matrix Vector Product with the prevailing sparse matrix libraries called cSprase and CuSparse on two different CPU cards Tesla K40 and Tesla C2075.

According to the results we got in CO 421, it is clearly seen that we can achieve a better performance about 35X speed-up in the Breadth-First Traversal approach with the use of CuSparse library and the Non-Unified memory implementation on Tesla K40 GPU than Tesla C2075 GPU. It is also clear that Unified memory of Tesla K40 does not effect for the sparse matrix multiplication in the SMVP-BFS.

2. Introduction

It is observed that, as stated in Moores law, for past few years the number of transistor in electronic circuits has approximately doubled in every two years[20]. Therefore, the complexity of electronic circuits increases day by day. This has become a great challenge for EDA industry. EDA which stands for Electronic Design Automation is a highly important and expensive industry in the world. There are four major steps in Electronic Design Automation. They are placement which is the most essential step, routing which is the most crucial step in Integrated Circuit (IC) designing, power optimization which is the main use of EDA tools to optimize (reduce) the power consumption of a digital design and post silicon validation which is the final step of EDA design flow. Today there are more than twenty EDA companies all around the world which fulfills all the needs of electronic design automation. Some of the famous companies are Synopsys, Cadence, Ansys and EasyEDA.

2.1. EDA Tools

EDA tool is software tool which is used for designing electronic circuits and systems such as printed circuit boards and integrated circuits. EDA tools are mainly used by chip designers and circuit designers to design and analyze entire semiconductor chips. These EDAs consists of block diagram editors, embedded software development IDEs, system level designing tools, etc.

2.2. EDA Algorithms

Many EDA problems are intrinsically difficult. For such problems, certain heuristic algorithms can be applied to find an acceptable solution first. But since the data of EDA tools are in the form of graphs, many graph algorithms are also used in EDA tools. According to [12], following are some of the heuristic (algorithms that use common sense to solve problems) and graph algorithms which are used in EDA tools.

Heuristic algorithms:

- 1. Greedy algorithms eg. Traveling salesman problem.
- 2. Dynamic programming [10].
- 3. Branch and bound A general technique for improving the searching process.

Graph algorithms:

- 1. Breadth First Search (BFS)
- 2. Depth First Search (DFS)
- 3. Topological Sort
- 4. Shortest and longest path algorithms (Dijkstras algorithm, Bellman-Ford algorithm)
- 5. Minimum spanning tree
- 6. Maximum flow and minimum cut (The Ford-Fulkerson method and the Edmonds-Karp algorithm)

2.3. Nvidia GPU

There are many methods of increasing performance of EDA algorithms. Some of them are use of cloud computing, use of server farms and use of high performance computers. These methods are really expensive and need a lot of hardware. Therefore, use of GPU, the Graphical Processing Unit is the cheapest method of improving performance of EDA tools, which means even a simple circuit designer can use his laptops graphic card to improve the designing process.

Modern GPUs are more efficient at manipulating computer graphics, image processing and parallel computations. The parallel structure of these GPUs makes them more effective than general CPU. At present GPU can be present in a personal computer as a video card or embedded into its motherboard or on the CPU die. The word GPU was popularized by Nvidia. With the introduction of GeForce 8 Series by Nvidia, GPUs have become the main mode of computations against CPU. It also has become a field of research called General Purpose Computing on GPU which is called GPGPU. Some of the fields are machine learning, big data mining, image processing, linear algebra, and statistics.

The latest release of Nvidia, Kepler has the worlds fastest most efficient HPC architecture which helps in high performance computing. There are many latest features that have added to the Kepler architecture. Following are some of the features in Kepler architecture:

Innovative streaming multiprocessor design which allows greater percentage of space to be applied to processing cores than control logic.

2. Introduction

- 1. Dynamic parallelism which allows accelerating all nested loops by dynamically spawning new threads in GPU on its own without going back to CPU.
- 2. Hyper Q which slashes CPU idle time by allowing multiple CPU cores to simultaneously utilize a single Kepler GPU.

For further details, please refer Nvidia official website [22].

2.4. The Project and Its Objectives

The research works on GPU-accelerated EDA are done at three different design stages. They are system level, RTL level and gate level. In typical IC designing process simulation based verification has already becomes the bottleneck. Until now there has been dedicated considerable amount of research efforts to accelerate various EDA tools with GPUs [12].

The most common form of data structure that satisfy EDA algorithms is the graph data structure. When the complexity of digital circuit increases, the number of nodes of the graph data structure also increases from millions to billions. But the number of connections are much more less than the number of nodes. Sparse matrices are mainly used to store this kind of graph data structure.

Handling sparse matrices was really challenging on GPU. Sparse matrices contains lot of zero elements than non-zero elements. Therefore, it causes problems when copying data from CPU to GPU. Because it wastes lot of memory. But at present this problem has been handled by GPU with the use of shared memory and different formats of representations of sparse matrices. The CuSparse library [6] which has specially created by Nvidia for handling sparse matrices in GPU. Although these problems were solved, still EDA tools performance has only increased up to 30 times[25]. Therefore, in order to handle the future requirements of performance in EDA tools should be increased.

Through this project our main objective is to utilize the latest features of Nvidia GPU such as dynamic parallelism [9] and optimize a commonly used EDA algorithm called Breadth-First Traversal, in order to achieve greater performance than the state of the art. Also through this research we implemented a new algorithm for Breadth-First Traversal called "H-BFT" which is simple and faster on both CPU and GPU.

3. Background

3.1. Related work

One of the main GPU based logic simulation provider Rocketick has produced a product called RocketSim in 2011 [25]. It is a software based solution which is installed on standard servers and accelerates leading simulators such as incisive, VCS and ModelSim and rapid compilation. RocketSim also solves the simulators bottleneck problem by offloading most time-consuming calculations to an ultra-fast GPU based engine. Other than a hardware based accelerators, RocketSim runs alongside the existing test bench, eliminating ramp-up time while providing precise results. It also supports very large complex designs that include more than billion logic gates. RocketSim solves functional verification bottlenecks and has achieved 10X faster verilog simulations for highly complex designs.

Yangdong et al. Had done a research on Taming irregular EDA applications on GPU [28], that describes high performance GPU implementations of two important irregular EDA computing patterns such as graph traversal and Sparse Matrix Vector Product (SMVP). In this, they had considerably accelerated a SMVP based formulation of Breadth-First Search (BFS) using CUDA to get a speedup up to 10X and presented the experimental results. Finally they had implemented a graph traversal problem based on SMVP procedure.

From some of the surveys on Electronic Design Automation with Graphic Processors [8] done by YangDong et al. Gives a detailed description about GPU architecture with its programming model and the essential design patterns for EDA computing. It shows useful information on use of some GPU libraries such as CUBLAS [21], MAGMA[23] and CULA [23]. It also gives a brief description on some of the algorithms such as Breadth-First Search, Shortest Path, Minimum Spanning Tree, Map Reduce and Dynamic Programing.

A Breadth-First Search parallelization focused on fine grain task management is described on a research done by Duane et al. In 2011 [18]. It has achieved an asymptotically optimal O(|V| + |E|) work complexity. Nathan et al. Had studied on Efficient Sparse Matrix Vector Multiplication [1] in 2008. This has clearly described the data structures and algorithms for Sparse Matrix Vector Multiplication that are efficiently implemented on the platform for the fine-grained parallel architecture of the GPU.

3. Background

Gunjan et al. Have described a new approach for graph algorithms on GPU using CUDA [26] in 2013. This gives a detailed parallel implementations of two basic graph algorithms such as Breadth-First Search and Dijkstras single source shortest path algorithm by using a new approach called edge base kernel execution on GPU and the performance analysis of the implementation on different types of graphs. It also gives a brief description on CUDA basics along with GPU architecture.

John et al. From cadence design systems did a research on Introduction to GPU programming for EDA[5] in 2009 which clearly states the GPU architecture and the tools available to utilize this valuable resource. This mainly discuss two main GPU programming languages such as CUDA and OpenCL than can be used to harness the power of GPU and the applicability of the GPU to EDA-specific problems.

Sangamithra et al. Have proposed a novel floor planning algorithm based on simulated annealing on GPU in [13]. Simulated annealing (SA) has been the most commonly used method for the fixed-outline floor planning problem. Compute intensive algorithms like fault simulation, power grid simulation and event-driven logic simulation have been successfully mapped to GPU platforms to obtain significant speedups. Compared to the sequential algorithms, these proposed techniques achieved 6-16X speedup for a range of MCNC and GSRC benchmarks with a better accurate solution.

Michael et al. Have implemented an efficient Sparse Matrix Vector Multiplication on GPU in [1]. They have discussed data structures, sparse matrix formats such as diagonal format, ELLPACK format, Compressed Sparse Row Format, Coordinate format, packet format and Hybrid format, and algorithms for Sparse matrix vector multiplication that can be efficiently implemented for the fine-grained architecture of the GPU .

Wong et al. Have found out an effective implementation of Breadth-First Search on GPU in [17]. This has used a hierarchical queue management technique and a three-layer kernel arrangement strategy. The experimental results have achieved up to 10 times speedup over the classical fast CPU implementation. This method is mostly suitable for accelerating sparse and near-regular graphs which are widely seen in the field of EDA.

Narayan et al. Have done a research on accelerating large graph algorithms on GPU in [14]. This also gives an overview of general purpose programming (GPGPU) and fundamental algorithms using GPU programming model on large graphs. This also provides fast solutions for Breadth-First Search, Single Source Shortest Path and All-Pairs Shortest Path on very large graphs at very high speeds using a GPU instead of expensive supercomputers.

Federico et al. Have found out an efficient implementation of Bellman-Ford algorithms for Kepler GPU architectures in [3]. They summarize the basic concepts on CUDA, Kepler, Maxwell, GPUs and Bellman-Fords algorithms. They also state that some important points to optimize many graph characteristics in order to give a clear overview on how they impact on the H-BF work efficiency.

Chethan et al. Have presented a clear picture on parallelization of graphing algorithms using CUDA in [24]. They have developed various types of serial and parallel implementations and compared the performances of each algorithms on both GPU and CPU. They mainly talk about Breadth-First Search and prove that it is better to implement on GPU rather than on CPU in order to get a better performance.

Nathan et al. Had done another research work on Implementing Sparse Matrix Vector Multiplication on Throughput oriented processors in [2]. They also have addressed different types of sparse matrices and verified their specific uses. According to their findings vector approach of sparse matrices ensures contiguous memory access but lead to waste of time due to lack of non-zero elements and DIA and ELL techniques are well suited to matrices obtained from structured grids. They also conclude that in order to effectively utilize the GPU resources, the kernels needed to have a fine-grain parallelism.

Al-Kawam et al. Had done their work on GPU implementation of Timberwolf Placement Algorithm in [16]. This gives further details on full implementation of Timber Wolf algorithms on GPU and demonstrate how GPU is used to accelerate the performance of EDA tools. These algorithms have been implemented using C language, on a Xeon workstation. Through harnessing the power of GPUs, they have achieved a higher degree of performance.

Busato et al. Had implemented an efficient algorithms for Breadth First Search using Kepler GPU architectures in [4]. Their implementation of BFS has achieved an asymptotically optimum work complexity. They also propose few most efficient implementations of Breadth First Search in their research work.

Furthermore, Table 3.1 gives a brief summary of graph algorithms described in research papers which are mentioned above. It clearly shows that many research papers mentioned Breadth-First Search more frequently than any other graph algorithms.

Moreover, a short summary of Breadth-First Search implementations that were done in previous research works were shown in the Table 3.2. This clearly show that Breadth-First Search is one of the most common graph traversal algorithms and the main building block for a wide range of graph applications.

3. Background

BFS Algo- rithm	SMVP Algorithm	Bellman- Ford Algo-	Floor Plan- ing Algo-	All Pair Shortest	Single Source
		rithm	rithms	Path Algorithm	Shortest Path Alg rithm
High Performance and Sacalable GPU Graph Traversal. [18]	Taming Irregular EDA Applications on GPUs.[7]	An efficient implementation of the Bellman-Ford algorithm for Kepler GPU architectures.[3]	Optimizing Simulated Annealing on GPU: A Case Study with IC Floor planning.[13]	Accelerating large graph algorithms on the GPU using CUDA.[14]	Accelerating large gra algorithms the GPU us CUDA.[14]
Taming Irregular EDA Applications on GPUs.[7]	New Approach for Graph Algorithms on GPU using CUDA.[26]				
An Effective GPU Imple- mentation of Breadth-First Search.[17]	Efficient Sparse Matrix- Vector Multiplication on CUDA.[1]				
New Approach for Graph Algorithms on GPU using CUDA.[26]	Optimizing Simulated Annealing on GPU: A Case Study with IC Floorplanning.[13]				
Accelerating large graph algorithms on the GPU using CUDA.[14]					
BFS-4K: An Efficient Implementation of BFS for Kepler GPU Architectures.[4]					

 ${\bf Table~3.1.:~Summary~of~Research~papers.}$

Topics	Abstract	BFS Imple-	Results
		mentation Method	
High Perfor-	Parallelization focused	Using fine	A asymptotic optimal
mance and	on task management.	grained, bulk	O(V + E) work com-
Scalable GPU		asynchronous	plexity and high per-
Graph Traver-		parallelism	formance on real world
sal.[18]			graphs.
Taming Ir-	High performance GPU	Using a new	Speed up over 10X
regular EDA	implementation of	formulation of	
Applications	graph traversal using	BFS with Sparse	
on GPUs. [7]	Sparse Matrix vector	Matrix Vector	
	Product.	$\operatorname{Product}(A^T * x)$	
An Effective	A new GPU implemen-	Using hierarchical	Speed up of 10X
GPU Imple-	tation of BFS using	queue manage-	
mentation of	proper managements of	ment techniques	
Breadth-First	queues and kernels.	and three layer	
Search. [17]		kernel arrange-	
		ment strategies	
New Approach	A parallel implementa-	Using edge based	Greater degree of par-
for Graph Al-	tion of graph operations	kernel execution	allelism achieved when
gorithms on	such as Dijkstra's and	on GPU	mapping threads with
GPU using	BFS algorithm on vari-		edges rather than nodes
CUDA. [26]	ous types of graphs		
BFS-4K [4]	A comparison between	Using advanced	An asymptotic optimal
	the efficient BFS imple-	features of	work complexity
	mentations on GPU.	NVIDIA GPU	
		Kepler architec-	
		ture.	

 ${\it Table 3.2.:} \ \ {\it Summary of Breadth-First Search Implementation Researches.}$

4. Breadth-First Search

Breadth-First Search is an algorithms that can be used to traverse a graph data structure by starting from the root node and visiting the neighboring nodes first before moving to the next level neighbors. According to [18] Breadth-First Search is the main graph traversal algorithm which has become the basis for many higher level analysis graph algorithms. This BFS can be implemented in a recursive way as well as non-recursive way. There were more than five research papers and one journal which explained BFS or Breadth First Search and how it can be used to optimize the performance of EDA algorithms.

EDA tools mainly contain lot of graph algorithms as they are working with electronic circuits. In these tools, according to [28], BFS is mainly used to fulfill two different kinds of applications. They are levelized logic simulation and finding critical path in block based timing analysis. The circuits which are used by EDA tools can be easily interpreted as graphs, and these graphs can be stored as sparse matrices. There are about six ways of representing a sparse matrix. They are Compressed Sparse Row Format, Compressed Sparse Column Format, Coordinate Format, Diagonal Format, ELLPACK format and Packet format. These formats are mainly used to save extra memory allocation for zero elements.

Figure 3.1 clearly shows how a simple gate circuit can be shown as directed timing graph and how a directed graph can be shown as a sparse matrix in the form of Compressed Row format. In this figure A(i,j) = 1 if and only if i is directed to j and also A(i,j) can have a non-zero element to represent a connection from cell i to j. In timing graph analysis every pin is treated as a node on the graph. When comparing the Figure 3.1 c and d, it is clear that the memory that is needed to store the graph data is less in d than c. Therefore without much difficulty the memory that used for storage can be saved.

These graphs also can be stored as adjacency list of edges in order to save storage memory in the main memory as shown in the Figure 3.2. But when dealing with GPU, for past few years before the arrival of Kepler architecture, people tend to use sparse matrix data formats in order to store these graphs than adjacency lists or Linked List because copying data from CPU to GPU in the form of linked Lists cause illegal memory address accessing problems. Today the Kepler architecture of modern GPU has many new features such as unified memory and dynamic parallelism which helps to use Linked list data structures in graph traversal algorithms without much difficulty.

Furthermore, through out next few chapters we discuss, how Breadth-First Search can be implemented using Sparse Matrix Vector Multiplications with the help of Csparse, C





Figure 4.1.: Sparse Matrix and Compressed Row Format, i) Simple circuit, ii) Directed graph corresponds to i, iii) Sparse matrix of ii, iv) Compressed Row Format of iii

Figure 4.2.: Adjacency List representation of a graph



library and CuSparse, CUDA library and using Linked List data structure with the use of Dynamic parallelism and unified memory features of Kepler GPU architecture. How Dynamic parallelism will helps us in Adjacency List Implementation is discussed later

in our future works.

4.1. Breadth-First Search using Sparse Matrix Vector Multiplication(SMVP-BFS)




Figure 4.3.: BFT using Sparse Matrix Vector Multiplication

In the Figure 3.3, it clearly shows how the Breadth First Search is used to traverse through the circuit shown above in the Figure 3.1. A^T is the transpose matrix of A and x is the input vector to the circuit. This input vector $\mathbf{x}(\mathbf{i},0)$ can have any non-zero element for input pins and in this condition all three inputs were considered to be 1. Each time when A^T is multiplied with the vector of the current state, the vector of the next state can be taken as shown above. Therefore through this method, Breadth-First Search can be easily achieved. If the number of intermediate levels of the graph is n, the Breadth-First Search can be expressed as A' ... (A'(A'*x)), ntimes, here $A' = A^T$.

Sparse matrices are common in scientific applications and they contain more zero elements than non-zero elements. It is critical to store only non-zero elements in order to save space and running time. A most common operation on sparse matrices is to multiply them by a dense vector which was used by this Breadth-First Search as the main operation. The output was given by the dot product of each sparse row with the dense

vector. If n is the number of non-zero elements in the row, the depth of the computation will be $O(\log n)$ which is the depth of the sum.

In this project, we have done the GPU implementation of the above Breadth-First Search using dynamic parallelism for Kepler GPU card.

4.1.1. CPU Implementation of SMVP-BFS

This implementation was a single threaded implementation that was written using C. Once the graph data is taken as three arrays of a sparse matrix in the compressed column format and the inputs to the circuit was taken as a one single vector, the compressed row matrix vector multiplication was done in a loop while checking for a output zero vector as shown in Algorithm 2.

```
\label{eq:checkStatus} while (checkStatus(tmpHost,n)) \\ tmpHost = \\ results(tmpHost,xHost,cscValHost,cscRowPtrAHostPtr,cscColIndexAHost,n); \\ for (i=0;i < n;i++) \\ xHost[i] = tmpHost[i]; \\ end \\ end \\ end \\ Algorithm 1: \text{Multiplication loop} \\ \\ for (i=0;i < n;i++) \\ yHost[i] = 0; \\ introw_start = cscRowPtrAHostPtr[i]; \\ introw_end = cscRowPtrAHostPtr[i+1]; \\ for (k=row_start;k < row_end;k++) \\ yHost[i] = yHost[i] + (cscValHost[k] * xHost[cscColIndexAHost[k]]); \\ end \\ end \\ \text{Algorithm 2: Compressed Row Vector Multiplication} \\ \\ \\
```

4.1.2. GPU Implementation of SMVP-BFS

GPU implementation of SMVP-BFS is a multi-threaded implementation which calls 10⁶ number of threads once, in a single multiplication kernel call. Calling device functions again and again from the host causes lot of overhead. Therefore, dynamic parallelism on GPU has used in order to minimize this overhead. In this scenario, a parent kernel is called from the host and this parent kernel will call, all the other iterative multiplication kernels from the device itself. After finishing all the multiplication processes, finally the

4. Breadth-First Search

the Host to the Device.

output is copied back to the Host from the Device. Till then there is no intervention from

*lev = 1;

 $while(*lev == 1) \ BreadthFirstSearch <<< ceil(*edges/256.0), 256 >> 10$

(adjacencyList, vertices, level, lev, edges); cudaDeviceSynchronize();

isLevelFilled <<< ceil (*vertices/256.0), 256>>> (level, vertices, lev)

cudaDeviceSynchronize(); end

Algorithm 3: Parent Kernel where dynamic parallelism used

The same algorithm which is used in CPU implementation is used in GPU implementation as well. Algorithm 3 shows the method of calling dynamic parallelism inside the parent kernel. Furthermore, the Appendix B.3 will provide the in detail code for the GPU implementation where dynamic parallelism is used

5. H BFT- Our Breadth-First Traversal

Even though we use GPU, we believe that the Sparse Matrix Vector Product is a expensive computational method, since sparse matrix is represented by three integer arrays, the multiplication process is difficult than the general matrix-vector multiplication. Therefore, in this paper we are introducing a fast and simple algorithm H-BFT for the circuit graph traversal. This is a Breadth-First Traversal with multiple input vertices which traverses the circuit level by level.

5.1. Design and Implementation of H-BFT on CPU

There are two main important variables involved in this algorithm. One of them is "GraphList" which is an array of structures called "Edge" of size nnz, here nnz is the number of edges in the graph. This "Edge" is a data structure that uses two integer values to store the source and the destination vertices of an edge of a graph. The other variable is called "level" which is an array of integers of size n, the number of vertices in the graph. The "level" array is used to store the levels of each vertex while traversing. These two main variables are clearly depicts in the Fig. 5.1.




Figure 5.1.: GraphList and level variables for the example circuit in Fig.4.1

T The graph data, which is input to the H-BFS is transferred to the "GraphList". Initially the "level" array is filled with -1 values in order to indicate that these vertices are not visited. Since we know the input vertices, we make the levels of those vertices to zero in order to indicate that these vertices are inputs to the circuit.

Our CPU version is a single threaded implementation. In this case, as in Listing 1, we go through the GraphList (the array of Edge structures) one by one and check for the level value of "From" vertex and the "to" vertex. If the level value of the "From" vertex

is a non-negative value and the level value of the "to" vertex is a negative value, then the level value of the "to" vertex is updated. We continue this process, until the level array is completely filled with non-negative values.

Listing 1: Traversal in H-BFT

5.2. Design and Implementation of H-BFT on GPU

For the GPU implementation, we used the same data structures that is used in serial implementation. Furthermore, as shown in Listing 2 we use dynamic parallelism using GPU threads. From the CPU the *parentKernel* is called using a single thread in a single block. This parent kernel is responsible for the Breadth First Traversal happening in the parallel H-BFT algorithm. This kernel will launch the children kernels *BreadthFirstSearch* and *isLevelFilled* repetitively till the whole level array fills with non-negative values.

Listing 2: parent kernel of H-BFT in CUDA which uses dynamic parallelism

As in Listing 3, BreadthFirstSearch kernel is launched with nnz number of threads on GPU. The maximum block size of 256 is selected from the CUDA occupancy calculator [CalOcupancy] in order to achieve better performance. Therefore, the number of blocks, which is needed to launch nnz threads is ceil(nnz/256.0). A single thread will go through a single Edge element in the graph dataset and check for the level values of it's "From"

and "To" elements whether it is non-negative and if level value of "To" is a negative value, update the level value of "To" element similar to the CPU version. If it is non-negative, that thread will idle without doing any update. The next iteration is called only if all the threads finished their work in the current iteration. The threads will wait till one level is finished because the current level updates depends on the previous level updates. Therefore, for this process as shown in Listing 2, we used *cudaDeviceSynchronize()* after every kernel call.

Listing 3: BreadthFirstSearch kernel of H-BFT in CUDA

6. Experimental Setup

6.1. Types of GPU Tested

6.1.1. NVIDIA Tesla K40

This is the worlds fastest accelerator graphic card that gives up to 10x performance than CPU. It consists of 2880 cores and 30720 threads with 12GB of CPU accelerated memory process over larger data sets. This card is commonly used in big data analytic. Tesla K40 or Kepler card contains some special features such as unified memory and dynamic parallelism in order to increase the performance. We tested the code Breadth-First Search with unified memory on this GPU card and Figure 5.1 shows the Kepler cards front view.



Figure 6.1.: Nvidia Tesla K40

6.2. Generating Data-set

6.2.1. Benchmarks

A benchmark in simple words is a point which is taken as a reference in order to measure something. Similarly in circuit world, we tend to use some benchmark circuits in order to test our circuit designs and circuit algorithms. Many universities such as University of Florida [11], University of Michigan [19] and ITC [15] have freely shared their benchmark circuit data-sets and sparse matrix data-sets to use them in future researches.

6.2.2. Method of using Benchmarks

The benchmarks of sparse matrices which we found were in the Coordinate format and we used them directly for our testing purposes. But they didnt fulfill our requirement as they were not real electronic digital circuits. While searching for new benchmarks, we played around with what we have in order to check the performance of our written codes in different GPU architectures as shown in the results.

As in order to check the performance on GPU, the data-set should be much larger than the total number of threads in the GPU cores. Therefore we created our own sparse matrices data-sets in the form of Coordinate format which has non zero elements from 10^7 to 10^8 and which has a common matrix size of (nxn), where $n = 10^6$. The input vertices to the circuit is a constant which 500 in every case. The above graph data sets again converted into three forms of graphs. Such as Best case where edges of the graph is in order as shown in figure 5.1, worst case where edges are in reverse order and average case where a combination of both.

6.3. Method of getting results

The Breadth-First Search which was implemented on CPU and GPU were tested in two different times in the same machine which has 6th Gen Intel i7 (6700K) at 4.0 GHZ and a 32 GB DDR3 RAM at 2133 MHz and two GPU cards(NVIDIA Tesla K40 and Tesla C2075).

A script was run to get 3 outputs for same 3 sets of data-sets and got the average of them as the execution time taken for each data-set. Since the standard deviation of each output was considerably really small, a single result was taken at the end as the total execution time for the Breadth-First Search.

This experiment was run on 3 set-ups such as,

- \bullet CPU 6th Gen Intel i7 (6700K) at 4.0 GHZ and a 32 GB DDR3 RAM at 2133 MHz with singled threaded implementation
- $\bullet~$ Tesla K40 NVIDIA Tesla K40 GPU card with 2880 cores / 30720 threads, 12GB of memory which run on above CPU.

7. Results

The sparse matrix data-sets in the form of Co-ordinate format has a constant size of n * n where $n = 10^6$. The number of non zero elements (NNZ) that it has, varied from 10^7 to 10^8 with a variation of 10^7 . All these data was tested on 2 set-ups as mentioned in section 6.3 in Chapter 6.

When getting the results we don't change the sparse matrix size(n) and keep it constant while changing only NNZ throughout the experiment. Its because, only the number or non-zero elements of the matrix matters for the sparse matrix vector multiplication in compressed row format, not its size. More information on sparse matrix vector multiplication can be obtain from [27].

7.1. CPU vs. GPU

7.1.1. SMVP-BFT Algorithm

According to the results we got, for all types of datasets it gave the similar execution times with the nnz. Because once the dataset is loaded to a sparse matrix, which is in the compressed column format, it is the same multiplication process that takes place in the SMVP-BFT. Fig. 7.1 clearly shows that with the increase of nnz, the execution time also increases because the sparsity of the graph become decreasing and increase the number of computations that should be done.

From the Fig. 7.2, it can be seen that SMVP-BFT CUDA version has achieved a maximum speedup of 150X over its CPU implementation.

7.1.2. H-BFT Algorithm

Fig. 7.4. depicts the average execution time taken by the H-BFT to run dataset A. It clearly shows that the GPU version is faster than the CPU version. Because, when the size of the dataset getting bigger the time taken by the CPU to execute a serial H-BFT also increases. But since the edges are in order, the CPU version will complete the graph traversal in one iteration, while the GPU version takes more than one. According to Fig. 7.5, it is clear that in dataset B the gap between the execution time of CPU and GPU is increasing. When the GraphList is in reverse order, when we are traversing through the "Edge" element by element, since they are in reverse order the input vertices are visited




Figure 7.1.: Execution time Vs NNZ for SMVP-BFS

at last. Therefore, to fill the "Level" array, CPU version takes more than one iterations as well as in GPU version. As seen in Fig.7.3, in the dataset C the gap between CPU and GPU is constant, meanwhile with the increase of nnz the CPU time increases.

When considering the speedup of GPU as depicts in Fig. 7.6, for dataset B, H-BFT has achieved the highest speedup of 10X over the CPU version. While the least speedup is achieved by the GPU is for dataset A, which is 2X. Furthermore, dataset C achieves around 10X speedup over the CPU version.




Figure 7.2.: Speedup for SMVP-BFS




Figure 7.3.: Execution Time Vs NNZ of H-BFT for Average case data sets




Figure 7.4.: Execution Time Vs NNZ of H-BFT for Best case data sets




Figure 7.5.: Execution Time Vs NNZ of H-BFT for Worst case data sets




Figure 7.6.: Speed-up Vs NNZ of H-BFT for all the data sets

7.2. SMVP-BFT vs. H-BFT

Table 7.1 shows the execution time taken by all the algorithms when nnz= 10^8 . Out of the CPU versions of SMVP-BFT and H-BFT, for all the three types of datasets (A,B,C) the H-BFT is faster than the SMVP-BFT. Meanwhile for the GPU versions of SMVP-BFT and H-BFT, for the datasets A and C, H-BFT is faster than SMVP-BFT. But for the dataset B, SMVP-BFT is faster than H-BFT.

Algorithm	Execution
	Time (s)
H-BFT CPU : dataset A	0.255
H-BFT GPU : dataset A	0.169
H-BFT CPU : dataset B	222.945
H-BFT GPU : dataset B	8.496
H-BFT CPU : dataset C	3.907
H-BFT GPU : dataset C	0.521
SMVP-BFT CPU : average All datasets	287.808
SMVP-BFT GPU : average All datasets	1.610

Table 7.1.: Execution time taken by all the algorithms when $nnz=10^8$

8. Conclusion

In this report, we presented a comparison of two algorithms, which can be used for Breadth-First Traversal of large circuit graphs. One is SMVP-BFT, which is implemented using dynamic parallelism on GPU and the other is our newly implemented H-BFT using dynamic parallelism on GPU. Furthermore, with evidence it is proven that our solution, H-BFT is much more faster on CPU as well as on GPU (except for dataset B) than the SMVP-BFT. We believe our contribution will help to increase the performance of EDA tools where BFT is used.

Bibliography

- [1] Nathan Bell and Michael Garland. Efficient sparse matrix-vector multiplication on CUDA. Tech. rep. Nvidia Technical Report NVR-2008-004, Nvidia Corporation, 2008.
- [2] Nathan Bell and Michael Garland. "Implementing sparse matrix-vector multiplication on throughput-oriented processors". In: *Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis*. ACM. 2009, p. 18.
- [3] Federico Busato and Nicola Bombieri. "An efficient implementation of the Bellman-Ford algorithm for Kepler GPU architectures". In: ().
- [4] Federico Busato and Nicola Bombieri. "BFS-4K: an efficient implementation of BFS for kepler GPU architectures". In: *Parallel and Distributed Systems, IEEE Transactions on* 26.7 (2015), pp. 1826–1838.
- [5] John F Croix and Sunil P Khatri. "Introduction to GPU programming for EDA". In: Proceedings of the 2009 International Conference on Computer-Aided Design. ACM. 2009, pp. 276–280.
- [6] CuSparse Toolkit Documentation. URL: http://docs.nvidia.com/cuda/cusparse/ #axzz46L4qUu6F (visited on 03/25/2016).
- [7] Yangdong Steve Deng, Bo David Wang, and Shuai Mu. "Taming irregular EDA applications on GPUs". In: *Proceedings of the 2009 International Conference on Computer-Aided Design*. ACM. 2009, pp. 539–546.
- [8] Yangdong Deng and Shuai Mu. Electronic Design Automation with Graphic Processors: A Survey. Now Publishers Incorporated, 2013.
- [9] Dynamic Parallelism on GPU. URL: https://devblogs.nvidia.com/parallelforall/introduction-cuda-dynamic-parallelism/ (visited on 07/25/2016).
- [10] Dynamic programming tutorial. URL: https://www.codechef.com/wiki/tutorial-dynamic-programming (visited on 03/25/2016).
- [11] Florida Sparse Matrix Benchmark collection. URL: https://www.cise.ufl.edu/research/sparse/matrices/ (visited on 03/25/2016).
- [12] GPU for Enhancing the EDA Tools. URL: https://drive.google.com/open?id= 0B0Twwzq1zJrfWEI1RkxH0GlFYzQ (visited on 03/25/2016).
- [13] Yiding Han, Sanghamitra Roy, and Koushik Chakraborty. "Optimizing simulated annealing on GPU: A case study with IC floorplanning". In: *Quality Electronic Design (ISQED)*, 2011 12th International Symposium on. IEEE. 2011, pp. 1–7.

- [14] Pawan Harish and PJ Narayanan. "Accelerating large graph algorithms on the GPU using CUDA". In: *High performance computing–HiPC 2007*. Springer, 2007, pp. 197–208.
- [15] ITC99 benchmark dataset. URL: http://www.cad.polito.it/downloads/tools/itc99.html (visited on 03/25/2016).
- [16] Ahmad Al-Kawam and Haidar M Harmanani. "A Parallel GPU Implementation of the Timber Wolf Placement Algorithm". In: Information Technology-New Generations (ITNG), 2015 12th International Conference on. IEEE. 2015, pp. 792– 795.
- [17] Lijuan Luo, Martin Wong, and Wen-mei Hwu. "An effective GPU implementation of breadth-first search". In: *Proceedings of the 47th design automation conference*. ACM. 2010, pp. 52–55.
- [18] Duane Merrill, Michael Garland, and Andrew Grimshaw. "High-Performance and Scalable GPU Graph Traversal". In: *ACM Transactions on Parallel Computing* 1.2 (2015), p. 14.
- [19] Michigan Sparse Matrix Benchmark dataset. URL: http://web.eecs.umich.edu/~jhayes/iscas.restore/benchmark.html (visited on 03/25/2016).
- [20] Moore's law wikipedia page. URL: https://en.wikipedia.org/wiki/Moore's_law (visited on 03/25/2016).
- [21] Nvidia documentation for CUBLAS. URL: http://docs.nvidia.com/cuda/cublas/#axzz46L4qUu6F (visited on 04/22/2016).
- [22] $NVIDIA\ Kepler$. URL: http://www.nvidia.com/object/nvidiakepler.html (visited on 03/25/2016).
- [23] Nvidia MAGMA Developer. URL: https://developer.nvidia.com/magma (visited on 04/22/2016).
- [24] Chetan D Pise and Shailendra W Shende. "Parallelization of BFS Graph Algorithm using CUDA". In: ().
- [25] RocketSim. URL: http://www.rocketick.com/rocketsim/rocketsim (visited on 03/25/2016).
- [26] Gunjan Singla, Amrita Tiwari, and Dhirendra Pratap Singh. "New approach for graph algorithms on GPU using CUDA". In: *International Journal of Computer Applications* 72.18 (2013).
- [27] Sparse matrix vector multiplication. URL: http://www.cs.cmu.edu/~scandal/cacm/node9.html (visited on 05/26/2016).
- [28] Taming Irregular EDA Applications on GPUs. URL: http://ieeexplore.ieee.org/ (visited on 03/25/2016).

A. Glossary

Optional glossary of technical terms.

B.1. SMVP-Breadth-First Search implementation using dynamic parallelism

```
string title = "This is a Unicode in the sky"
2
   Defined as \pi = \lim_{n 	o \infty} rac{P_n}{d} where P is the perimeter
   of an n-sided regular polygon circumscribing a
   circle of diameter d.
    const double pi = 3.1415926535
9 ead the Matrix file and do the BFS =A'(A'.x)
11 */
13 nclude <stdio.h>
14 nclude <stdlib.h>
15 nclude <err.h>
16 nclude <cuda_runtime.h>
17 nclude "helpers.cuh"
18 nclude "cusparse.h"
21 global__ void checkStatus(int * x,int * y, int * val, int * n ){
22
23
    int j = (blockDim.x * blockIdx.x ) + threadIdx.x;
25
     if(j<*n){
26
        x[j] = y[j];
27
28
        if(y[j]!=0 \&\& *val==0){
29
             *val = 1;
        }else{
31
```

```
*val=0;
         }
34
35
   }
36
37
38
40
41
42 global__ void SMVP( int* n,
                 double *csrValA,
                  int *csrRowPtrA, const int *csrColIndA,
44
                int *x, int *y ){
     int tid= (blockDim.x * blockIdx.x ) + threadIdx.x;
47
     if(tid<*n){</pre>
48
              int k;
49
              y[tid]=0;
              for(k=csrRowPtrA[tid]; k < csrRowPtrA[tid+1];k++){</pre>
                 y[tid] = y[tid] + ((int)csrValA[k]*x[csrColIndA[k]]);
53
54
              }
55
     }
58
59
60
61
62
64 global__ void parentKernel( int * n,
                 double *csrValA,
                 int *csrRowPtrA, const int *csrColIndA,
66
                int *x, int *y, int * valC ){
67
70 *valC=1;
71 int i;
72
    while(*valC){
         *valC=0;
75
```

```
76
         SMVP<<<ceil(*n/256.0),256>>>(n,csrValA,csrRowPtrA,csrColIndA,x,y);
         cudaDeviceSynchronize();
78
  heckStatus << ceil(*n/256.0), 256>>>(x,y,valC,n);
80
         cudaDeviceSynchronize();
81
82
     }
83
85
86
87
88
90
91
92
   id checkStatus(cusparseStatus_t status){
93
94
         if(CUSPARSE_STATUS_SUCCESS==status){
95
                  printf("the operation completed successfully \n");
         }else if (CUSPARSE_STATUS_NOT_INITIALIZED==status){
97
                  printf("CUSPARSE_STATUS_NOT_INITIALIZED \n");
98
         }else if(CUSPARSE_STATUS_ALLOC_FAILED==status){
99
                  printf("CUSPARSE_STATUS_ALLOC_FAILED\n");
100
         }else if(CUSPARSE_STATUS_INVALID_VALUE==status){
                  printf("CUSPARSE_STATUS_INVALID_VALUE\n");
102
         }else if(CUSPARSE_STATUS_ARCH_MISMATCH==status){
103
                  printf("CUSPARSE_STATUS_ARCH_MISMATCH\n");
104
         }else if(CUSPARSE_STATUS_EXECUTION_FAILED==status){
105
                  printf("CUSPARSE_STATUS_EXECUTION_FAILED\n");
         }else{
107
                 printf("CUSPARSE_STATUS_INTERNAL_ERROR\n");
108
         }
109
110
111
112
113
114
115
116 t main(int arg,char** args){
117
      int device=0;
      int * finalLevel = (int*) malloc(sizeof(int));
119
```

```
120
121
     int k=0;
122
     int noOfRows,noOfCols,nnz;
123
     int
              n, i;
124
125
126
128
     FILE* fileNew = fopen(args[1], "r");
129
130
131 Get values for nnz and n*/
     fscanf(fileNew, "%d",finalLevel);
     fscanf(fileNew, "%d %d %d", &noOfRows, &noOfCols, &nnz);
134
     n= noOfRows;
135
     // printf("No of cols %d\n",n);
136
137
     cusparseStatus_t status1,status4,status5,status6;
140 ******* Host Variables *********/
141 coo host variables
    int * cooxIndexHostPtr=(int *)malloc(sizeof(int)*nnz);
     int * cooyIndexHostPtr=(int *)malloc(sizeof(int)*nnz);
    double * cooValHostPtr=(double *)malloc(sizeof(double)*nnz);
146 input host matrix varibles
    int * xHost=(int *)malloc(sizeof(int)*n);
148
150 output host matrix variables
     int * yHost=(int *)malloc(sizeof(int)*n);
151
152
    int valHost=0;
153
154
155 ******* GPU variables*******/
156 coo gpu matrix variables
    int * cooxIndexCuda=(int *)malloc(sizeof(int)*nnz);
    int * cooyIndexCuda=(int *)malloc(sizeof(int)*nnz);
    double * cooValCuda=(double*)malloc(sizeof(double)*nnz);
159
161 csr gpu matrix variables
   int * csrRowPtrACudaPtr;
163
```

```
164
165 csc qpu matrix variables
     int *
             cscColIndexACuda;
               cscRowPtrACudaPtr;
     int *
167
     double * cscValACuda;
168
169 qpu input matrix
     int * xCuda;
170
     int * tmpCuda;
172 gpu output matrix
     int * yCuda;
     int * nCuda;
174
     int * valCuda;
175
176
       const double alpha = 1.0;
177 /
       const double beta = 0.0;
178 /
179
180
      int val;
181
     while (k<nnz) {</pre>
182
183
             fscanf(fileNew, "%d %d %d",&cooxIndexHostPtr[k], &cooyIndexHostPtr[k],&val);
184
             cooValHostPtr[k] =(double)val;
185
            k++;
186
187
188
     /* may check feof here to make a difference between eof and io failure -- network
189
        timeout for instance */
190
191
192
193
     fclose(fileNew);
194
195
     for (i = 0; i < n; ++i) {
196
197
                  xHost[i]=0;
198
199
          }
201
      startArrayCount;
   ILE * vectorFile= fopen(args[2],"r");
203
       fscanf(vectorFile,"%d",&startArrayCount);
204
205
     //unified memory allocation for input vertice vector
206
207
```

```
208
       int tempVal;
210
     //asign values for input vector
211
      for(i=0;i<startArrayCount;i++){</pre>
212
213
                 fscanf(vectorFile, "%d", &tempVal);
214
                 xHost[tempVal]=1 ;
216
                // printf("%d ,",tempVal);
217
         }
218
219
220
221
222
  224 udaDeviceProp prop;
         cudaGetDeviceProperties(&prop, device);
225
         cudaSetDevice(device);
         fprintf(stderr, "Device name: %s\n", prop.name);
227
228
229 /start measuring time
230 udaEvent_t start,stop;
231 loat elapsedtime=0.0;
232 udaEventCreate(&start);
233 udaEventRecord(start,0);
234
235
236 malloc space on GPU
237
      cudaMalloc((void**)&cooxIndexCuda,nnz*sizeof(int));
      cudaMalloc((void**)&cooyIndexCuda,nnz*sizeof(int));
239
      cudaMalloc((void**)&cooValCuda,nnz*sizeof(double));
240
      cudaMalloc((void**)&csrRowPtrACudaPtr, n*sizeof(int));
241
      cudaMalloc((void**)&cscColIndexACuda,nnz*sizeof(int));
242
      cudaMalloc((void**)&cscValACuda,nnz*sizeof(double));
243
      cudaMalloc((void**)&cscRowPtrACudaPtr, n*sizeof(int));
      cudaMalloc((void**)&xCuda,n*sizeof(int));
245
      cudaMalloc((void**)&yCuda,n*sizeof(int));
246
      cudaMalloc((void**)&tmpCuda,n*sizeof(int));
247
      cudaMalloc((void**)&nCuda,sizeof(int));
248
      cudaMalloc((void**)&valCuda,sizeof(int));
249
     checkCuda(cudaMemcpy(cooxIndexCuda,cooxIndexHostPtr,sizeof(int)*nnz,cudaMemcpyHo
251
```

```
checkCuda(cudaMemcpy(cooyIndexCuda,cooyIndexHostPtr,sizeof(int)*nnz,cudaMemcpyHostToDevice)
252
      checkCuda(cudaMemcpy(cooValCuda,cooValHostPtr,sizeof(double)*nnz,cudaMemcpyHostToDevice));
      checkCuda(cudaMemcpy(xCuda,xHost,sizeof(int)*n,cudaMemcpyHostToDevice));
254
      checkCuda(cudaMemcpy(nCuda,&n,sizeof(int),cudaMemcpyHostToDevice));
255
      checkCuda(cudaMemcpy(valCuda,&valHost,sizeof(int),cudaMemcpyHostToDevice));
256
257
    260
   define the matrix features
261
262
     cusparseOperation_t trans= CUSPARSE_OPERATION_NON_TRANSPOSE;
263
     cusparseIndexBase_t idxBase = CUSPARSE_INDEX_BASE_ZERO;
264
     cusparseAction_t copyValues= CUSPARSE_ACTION_NUMERIC;
     cusparseHandle_t handle;
266
     status4=cusparseCreate(&handle);// checkStatus(status4);
267
268
     cusparseMatDescr_t descrA ;
269
     status5 =cusparseCreateMatDescr(&descrA); //checkStatus(status5);
271
272 *
273 sparseStatus_t
274 sparseXcoo2csr(cusparseHandle_t handle, const int *cooRowInd,
275
                  int nnz, int m, int *csrRowPtr, cusparseIndexBase_t idxBase)
276
278 ad more at: http://docs.nvidia.com/cuda/cusparse/index.html#ixzz46AdjmqnI
  llow us: @GPUComputing on Twitter | NVIDIA on Facebook
280
281
282 atus6= cusparseXcoo2csr(handle,cooxIndexCuda,nnz,n,csrRowPtrACudaPtr,idxBase);
   checkStatus(status6);
284
285
286 cusparseStatus_t
   sparseDcsr2csc(cusparseHandle_t handle, int m, int n, int nnz,
                  const double *csrVal, const int *csrRowPtr,
                  const int *csrColInd, double
                                                        *cscVal.
                  int *cscRowInd, int *cscColPtr,
290
                  cusparseAction_t copyValues,
291
                  cusparseIndexBase_t idxBase)
292
293
295 ad more at: http://docs.nvidia.com/cuda/cusparse/index.html#ixzz456mkjYNe
```

```
296 llow us: @GPUComputing on Twitter | NVIDIA on Facebook
298
299
                   status1 =
                                 cusparseDcsr2csc(handle,n,n,nnz,cooValCuda,csrRowPtrACud
300
301
                  //checkStatus(status1);
302
304
305
306
     cusparseStatus\_t
307
_{308} sparseDcsrmv(cusparseHandle\_t\ handle,\ cusparseOperation\_t\ transA,
                 int m, int n, int nnz, const double
                                                                   *alpha,
                 const cusparseMatDescr_t descrA,
310
                 const double
                                         *csrValA.
311
                 const int *csrRowPtrA, const int *csrColIndA,
312
                 const double
                                         *x, const double
                                                                      *beta,
313
                 double
                                   *y)
315
316
317
318 qlobal__ void parentKernel( int * n,
                  double *csrValA,
319
                  int *csrRowPtrA, const int *csrColIndA,
                 int *x, int *y, int * valC ){
322
323
                 cusparseDcsrmv(handle, trans, n, n, nnz, \mathcal{B}alpha, descrA, cscValACuda, cscRowPt
324
                     checkCuda(cudaMemcpy(xHost,xCuda,sizeof(double)*n,cudaMemcpyDeviceT))
325
326
327
328
329
330
     parentKernel<<<1,1>>>(nCuda,cscValACuda,cscRowPtrACudaPtr, cscColIndexACuda,xCuda
331
     cudaDeviceSynchronize();
     checkCuda(cudaMemcpy(yHost,xCuda,sizeof(int)*n,cudaMemcpyDeviceToHost));
333
334
335
336
          //free the cuda memory
         cudaFree(cooxIndexCuda);
         cudaFree(cooyIndexCuda);
339
```

```
cudaFree(cooValCuda);
340
         cudaFree(csrRowPtrACudaPtr);
         cudaFree(cscColIndexACuda);
342
         cudaFree(cscValACuda);
343
         cudaFree(cscRowPtrACudaPtr);
344
         cudaFree(xCuda);
345
         cudaFree(yCuda);
346
         cudaFree(tmpCuda);
347
348
349
         //end measuring time
350
         cudaEventCreate(&stop);
351
         cudaEventRecord(stop,0);
352
         cudaEventSynchronize(stop);
         cudaEventElapsedTime(&elapsedtime,start,stop);
354
355
         //print the output yHost
356
357
     //print the answer : CUBLAS gives the answer placed in column major order
358
         //printf("Answer : \n");
359
360
          /*for(i=0;i<n;i++){
361
                  printf("%f ",yHost[i]);
362
363
          } */
364
366
         //print the time spent to stderr
367
368
         printf("%d, %d , %1.5f \n",n, nnz,elapsedtime/(float)1000);
369
371
372
         free(cooxIndexHostPtr);
373
         free(cooyIndexHostPtr);
374
         free(cooValHostPtr);
375
         free(xHost);
         free(yHost);
377
378
         return 0;
379
380
```

B.2. CPU implementation of H-BFT algorithm in C

```
#include <stdio.h>
           #include <stdlib.h>
2
           #include <time.h>
           #include <stdbool.h>
6
           struct Edge{
              int from ;
              int to;
           };
11
12
13
14
           int isLevelFilled(int * level, int * vertices){
                int i;
                for(i=0;i<*vertices;i++){</pre>
^{17}
                   if(level[i]==-1){
18
                        return 1;
19
20
                   }
                }
24
                return 0;
25
26
           }
           void BreadthFirstSearch(struct Edge * adjacencyList,int * level, int * edg
30
                   int k;
31
                   struct Edge element;
32
                   for(k=0;k<*edges;k++){
                             element = adjacencyList[k];
                               if ((level[element.from]>=0)&&(level[element.to]==-1)){
35
                                        level[element.to] = level[element.from]+1;
36
                               }
37
38
                   }
```

40

```
41
        }
43
        int main(int arg,char** args){
44
45
46
47
48
50
             int noOfRows;
51
             int
                  i;
52
             int v1, v2;
53
             int count = 1;
54
55
             int finalLevel;
56
          //-----
57
58
59
60
62
63
            int * vertices=(int *) malloc(sizeof(int));
64
            int * edges=(int *) malloc(sizeof(int));
65
            int * startArrayCount = (int *) malloc(sizeof(int));
67
         //-----
             FILE* fileNew = fopen(args[1], "r");
69
70
             fscanf(fileNew, "%d",&finalLevel);
71
             fscanf(fileNew, "%d %d %d", &noOfRows, vertices, edges);
72
            // printf("No fo rows %d, No of Cols %d, nnz %d \n",noOfRows,*vertices,*edges);
73
74
75
76
77
           int * level= (int *)malloc(sizeof(int)*(*vertices));
79
           struct Edge * edgeList =(struct Edge * )malloc(sizeof(struct Edge)*(*edges));
80
81
         //----creating host graph structure array
82
```

```
for (i = 0; i < *vertices; ++i) {
                        level[i] = -1;
           }
87
           int val;
            for (i = 0; i < *edges; ++i) {
89
90
                         fscanf(fileNew, "%d %d %d",&v1, &v2, &val);
91
                        // Adding edge v1 --> v2
                         edgeList[i].from = v1;
94
                         edgeList[i].to = v2;
95
96
            }
99
100
         //----input nodes...
101
102
            FILE * vectorFile= fopen(args[2],"r");
103
            fscanf(vectorFile,"%d",startArrayCount);
105
         106
107
               int tempVal;
108
109
               for(i=0;i<*startArrayCount;i++){</pre>
111
                        fscanf(vectorFile,"%d",&tempVal);
112
                        level[tempVal]=0;
113
114
                 }
116
              //starting the clock
117
                 clock_t begin, end;
118
                 double time_spent;
119
                          begin = clock();
120
           //----test print Graph and input nodes----
123
124
           while(isLevelFilled(level, vertices)){
125
               BreadthFirstSearch(edgeList,level,edges);
               count ++;
           }
128
```

```
129
131
132
133
134
135
136
                    end = clock();
137
                    //taking end time of above opration
138
139
140
                time_spent = (double)(end - begin) / CLOCKS_PER_SEC;
141
                printf("%d, %d, %lf \n", *vertices, *edges, time_spent);
143
144
                free(level);
145
                free(edgeList);
146
                free(vertices);
                free(edges);
148
                free(startArrayCount);
149
150
               return 0;
151
152
       }
```

B.3. GPU implementation of H-BFT using dynamic parallelism

```
#include <stdio.h>
      #include <stdlib.h>
      #include "helpers.cuh"
3
4
5
      struct Edge{
          int from ;
8
          int to;
9
      };
10
11
12
13
```

```
__global__ void isLevelFilled(int * level, int * vertices, int * lev){
14
            int j = (blockDim.x * blockIdx.x ) + threadIdx.x;
16
17
               if(level[j]==-1 && *lev==0){
18
                   *lev=1;
19
20
               }
22
23
24
25
      }
26
28
      __global__ void BreadthFirstSearch( struct Edge * adjacencyList, int * vertices
29
30
                    int tid = (blockDim.x * blockIdx.x ) + threadIdx.x;
31
                    *lev = 0;
                    if(tid<*edges){
                         struct Edge element = adjacencyList[tid];
35
                          if (level[element.from]>=0 and level[element.to]==-1){
36
                                   level[element.to] = level[element.from]+1;
37
                          }
38
                    }
40
41
42
      }
43
44
45
      __global__ void parentKenel(struct Edge * adjacencyList, int * vertices, int *
46
47
              *lev=1;
48
49
               int kb=0;
                while(*lev){
                 // printf("kernel itteratin %d \n",kb);
52
                   kb = kb+1;
53
                    BreadthFirstSearch<<<ceil(*edges/256.0),256>>> (adjacencyList,vert
54
                    cudaDeviceSynchronize();
55
                    isLevelFilled<<<ceil(*vertices/256.0),256>>>(level,vertices,lev);
                    cudaDeviceSynchronize();
57
```

```
}
58
                 printf("kernel itteratin %d \n",kb);
60
61
62
       }
63
64
         int max_array(int a[], int num_elements){
65
            int i, max=-1;
            for (i=0; i<num_elements; i++){</pre>
67
               if (a[i]>max) {
                  max=a[i];
69
               }
70
            }
            return(max);
72
         }
73
74
         int main(int arg,char** args){
75
76
         //cudaDeviceSetCacheConfig(cudaFuncCachePreferL1);
77
         cudaDeviceSetCacheConfig(cudaFuncCachePreferShared);
79
                  int device=0;
80
             cudaDeviceProp prop;
81
                  cudaGetDeviceProperties(&prop, device);
82
                  cudaSetDevice(device);
                  fprintf(stderr, "Device name: %s\n", prop.name);
84
85
86
87
89
              int noOfRows;
              int
                     i;
91
              int v1, v2;
92
            int finalLevel;
93
             int * Hvertices=(int *) malloc(sizeof(int));
             int * Hedges=(int *) malloc(sizeof(int));
             int * Hlev =(int *)malloc(sizeof(int));
96
             int * HstartArrayCount = (int *) malloc(sizeof(int));
97
98
99
              FILE* fileNew = fopen(args[1], "r");
101
```

```
fscanf(fileNew, "%d",&finalLevel);
102
            fscanf(fileNew, "%d %d %d",&noOfRows, Hvertices, Hedges);
           // printf("No fo rows %d, No of Cols %d, nnz %d \n",noOfRows,*Hvertices,*
104
105
106
107
108
        //****** Host Variables **********
110
          int * Hlevel= (int *)malloc(sizeof(int)*(*Hvertices));
111
         struct Edge * HedgeList =(struct Edge * )malloc(sizeof(struct Edge)*(*Hedge
112
113
        //----creating host graph structure arr
114
         *Hlev = 0;
116
117
         for (i = 0; i < *Hvertices; ++i) {
118
119
                      Hlevel[i] = -1;
122
123
124
         }
125
           int val;
          for (i = 0; i < *Hedges; ++i) {
128
                       fscanf(fileNew, "%d %d %d",&v1, &v2, &val);
129
130
                      // Adding edge v1 --> v2
131
                       HedgeList[i].from = v1;
                       HedgeList[i].to = v2;
133
          }
135
136
137
        //----input nodes...
140
          FILE * vectorFile= fopen(args[2],"r");
141
          fscanf(vectorFile,"%d",HstartArrayCount);
142
143
        //-----host input vector----===============
              int tempVal;
145
```

```
for(i=0;i<*HstartArrayCount;i++){</pre>
146
                       fscanf(vectorFile, "%d", &tempVal);
148
149
                       Hlevel[tempVal]=0;
150
151
                }
152
153
        155
               cudaEvent_t start,stop;
156
            float elapsedtime;
157
            cudaEventCreate(&start);
158
            cudaEventRecord(start,0);
160
161
162
        //----test print Graph and input nodes-----
163
164
165
            int * Dvertices;
166
            int * Dedges;
167
            int * Dlev ;
168
            int * DstartArrayCount ;
169
            int * Dlevel;
170
            struct Edge * DedgeList ;
172
173
174
        //----allocate memory in the GPU device
175
            checkCuda(cudaMalloc((void **)&Dvertices, sizeof(int)));
            checkCuda(cudaMalloc((void **)&Dedges,sizeof(int)));
177
            checkCuda(cudaMalloc((void **)&Dlev,sizeof(int)));
178
            checkCuda(cudaMalloc((void **)&DstartArrayCount,sizeof(int)));
179
            checkCuda(cudaMalloc((void **)&Dlevel,sizeof(int)*(*Hvertices)));
180
            checkCuda(cudaMalloc((void **)&DedgeList,sizeof(struct Edge)* (*Hedges)));
181
182
                       -----cpy memory from device to host
            checkCuda(cudaMemcpyAsync(Dvertices, Hvertices, sizeof(int), cudaMemcpyHostToDevice));
184
            checkCuda(cudaMemcpyAsync(Dedges, Hedges, sizeof(int), cudaMemcpyHostToDevice));
185
            checkCuda(cudaMemcpyAsync(Dlev,Hlev,sizeof(int),cudaMemcpyHostToDevice));
186
            checkCuda(cudaMemcpyAsync(DstartArrayCount, HstartArrayCount, sizeof(int), cudaMemcpyHo
187
            checkCuda(cudaMemcpyAsync(Dlevel, Hlevel, sizeof(int)*(*Hvertices), cudaMemcpyHostToDev
            checkCuda(cudaMemcpyAsync(DedgeList,HedgeList,sizeof(struct Edge)*(*Hedges),cudaMemo
189
```

```
190
                          //----kernel calls starts here...
                                                 printf("before the kernel \n");
192
193
                                     parentKenel<<<1,1>>>(DedgeList, Dvertices, Dlevel, Dlev, Dedges);
194
                                      cudaDeviceSynchronize();
195
                                      checkCudaError();
196
                                                 checkCuda(cudaMemcpy(Hlevel,Dlevel,sizeof(int)*(*Hvertices),cudaMemcp
197
199
200
201
202
204
                          //-----free memory device------
205
206
                                                 cudaFree(Dvertices);
207
                                                 cudaFree(Dedges);
208
                                                 cudaFree(Dlev);
                                                 cudaFree(DstartArrayCount );
210
                                                 cudaFree(Dlevel);
211
                                                 cudaFree(DedgeList);
212
213
                                                 cudaEventCreate(&stop);
214
                                      cudaEventRecord(stop,0);
                                      cudaEventSynchronize(stop);
216
                                     cudaEventElapsedTime(&elapsedtime,start,stop);
217
                                      //fprintf(stderr, "Time spent for kernel: %.10f seconds \n", elapsed time/(finely)) and the second second
218
219
                                              printf("%d, %d, %.8f \n",*Hvertices, *Hedges,elapsedtime/(float)1000);
221
                          //----free cpu memory------
222
223
                                                 free(Hvertices);
224
                                                 free(Hedges);
225
                                                 free(Hlev);
                                                 free(HstartArrayCount );
                                                 free(Hlevel);
228
                                                 free(HedgeList);
229
230
231
                                                 return 0;
233
```

234 }