

• Pure semiconductor • At absolute temperature (OK) conduction band of semiconductor is completely empty and the semiconductor behaves as an insulator • As temperature increases,

- the valence electrons acquire thermal energy to jump into the conduction band (due to breakage of covalent bond)
- when they leave the CB they leave behind the deficiency of electrons in the valence band.
- This deficency of electrons is known as HOLES or cotter
- n_=n_=n,



p-n Junction Diode



Depletion layer

Due to diffusion, neutrality of both N and P type semiconductor is disturbed

A layer of negatively charged ions appear near the junction in the p crystals and a layer of positive ions appear near the Junction in n crystals

This layer is called depletion layer

- 1) The thickness of depletion layer is 1 micron = 10^{-6} m
- 2) Width of depletion layer $\propto \frac{1}{\text{Doping}}$
- 3) Depletion is directly proportional to temperature
- 4) The PN junction diode is equivalent to capacitor in which the depletion layer acts as a dielectric

Barrier potential


Barrier

The potential difference created across the PN junction due to diffusion of electron and holes is called potential barrier

Diffusion Current-

Due to flow of majority charge carriers Drift Current -

Due to flow of minority charge carriers



For $Ge_{,V_{R}} = 0.3 V$ For Si V = 0.7V

Junction Diode

Forward biasing


3) n type semiconductor is electrically

neutral (not negatively charged)

conduction band

4) Donor energy level lies just below the

electron donated by pentavalent



p-side is connected to higher potential and n-side to lower potential. Forward bias opposes the potential barrier. In F.B, width of depletion region decreases. If the applied potential, V>V_p, a forward current is set up across the junction.

BIASING

1) Majority charge carriers - holes


3) P type is electrically neutral

(not positively charged)

the valence band

2) Minority charge carriers - electrons


4) Acceptor energy level lies just above



Cut in voltage or knee voltage is the voltage at which current starts to increase rapidly. It is equal to V_{R} For Ge V_{R} = 0.3V, Si $V_{p} = 0.7V$ DYNAMIC RESISTANCE

 $R_f = \frac{\Delta v}{\Delta I}$

Reverse biasing



p-side is connected to lower potential and n-side to higher potential. Width of the depletion layer increases.

No current flows through the junction

due to diffusion of majority carriers. A small current in he order of μA exists due to drift of minority charge carriers.

BREAKDOWN VOLTAGE

The reverse bias voltage at which breakdown of S.C. occurs Eq: - Ge 2.5V , Si 3.5V

Zener Breakdown


- When reverse bias voltage is increased, the electric field at the junction also increases.
- At some stage, electric field becomes so high it can break covalent bond at the junction creating minority charge 🗿 carriers (e - hole pairs).
- Thus a large no. of charge carriers are generated. This causes a large current flow

Avalanche breakdown

- At high voltage, more minority charge carriers are generated due to breakage of covalent bond by collision of electrons
- Thus more number of charge carriers are generated. A chain reaction is established giving rise to even more collisions, thus creating high current.




Semiconductor Electronics Material Devices and Simple Circuits



- Rectifies half of the AC wave
- In Positive half cycle diode is forward biased and output signal is obtained
- In Negative half cycle diode is reverse biased, output signal is not obtained.


Full wave rectification



- Positive half cycle diode: D1- forward bias D2-Reverse biased
- Negative half cycle, diode: D1reverse bias D2-forward biased


Bridge Rectifier

- 4 Diodes & full wave rectification
- Output is taken from diagonal where both the terminals are same




Filter circuit


- Converts rippled DC into pure DC
- Using parallel capacitor method or by series inductor method




SPECIAL PURPOSE DIODES



connected parallel to zener







Representation


Light emitting diode


- Heavily doped; should be connected in forward biased
- Spontaneously converts electrical energy into optical
- Recombination of charge carriers at depletion layer results in release of energy in the form of light Choices of semi conductor material used in LED:
- λ of visible light ranges from 400-700 nm
- To emit visible light minimum band gap should be
- Gallium arsenide phosphate (GaAsP) 1.9 eV (Red light)
- Gallium arsenide -1.5 eV (Infrared)






- Diode is unbiased
- Charge carriers are formed by breaking of covalent bond when light falls on depletion region
- p side becomes positive n side becomes negative giving rise to photo voltage
- When external load is connected, photocurrent I, flows through load








It is a section on one side of the transistor. It is moderate in size and heavily doped. It supplies a large number of majority charge carriers for current to flow through a transistor.


BASE

Very thin and lightly doped.

COLLECTOR

It is on the other side of the transistor. Moderately doped and larger in size as compared to the emitter





Action of n-p-n Transistor

emitter-base junction - forward biased base-collector junction - reverse biased

Forward bias of emitter-base circuit repels the electrons of the emitter towards base

Base is very thin and lightly doped, so very few electrons (less than 5%) are neutralised by the holes giving rise to base current I


Remaining electrons (greater than 95%) are pulled by the collector which is at higher potential.

The electrons are finally collected by the positive terminal of V_{α} giving rise to collector current I

CONFIGURATION OF **TRANSISTORS**

It is of three types

COMMON EMITTER




common emitter

Current gain
$$\beta = \frac{\mathbf{I}_c}{\mathbf{I}_B}$$


Voltage gain $= \frac{\mathbf{V}_o}{\mathbf{V}_I} = \frac{\mathbf{I}_c \mathbf{R}_o}{\mathbf{I}_B \mathbf{R}_I} = \beta \frac{\mathbf{R}_o}{\mathbf{R}_I}$

Power gain $= \mathbf{P}_g = \mathbf{V}_g \mathbf{I}_g = \frac{\mathbf{P}_{out}}{\mathbf{P}_{in}} = \beta \frac{\mathbf{R}_o}{\mathbf{R}_I} \times \beta = \beta^2 \frac{\mathbf{R}_o}{\mathbf{R}_I}$

COMMON BASE




common base



Current gain $\alpha = \frac{-\alpha}{T}$

Power gain =
$$P_g = V_g I_g = \Omega^2 \frac{R_o}{R_I}$$


COMMON COLLECTOR



Common Collector

Current gain $\gamma = \frac{I_B}{T}$

RELATIONSHIP BETWEEN α&β



TRANSCONDUCTANCE


Output current Input voltage $T_c \propto V$

LOGIC GATE


Principal gates OR, AND, NOT

Universal gates NAND, NOR


OR GATE



Input		Output	
Α	В	У	
0	0	0	
0	1	1	
1	0	1	
1	1	1	








A.1=A

 $A+\overline{A}=1$

NAND GATE



NOR GATE

