











LP3470A

ZHCSKC9B – JULY 2019 – REVISED NOVEMBER 2019

具有可编程延迟和 1% 复位阈值的 LP3470A 超低功耗电压监控器


1 特性

- 与 LP3470 引脚对引脚兼容
- 5 引脚 SOT-23 封装
- 漏极开路 复位输出
- 使用外部电容器的可编程复位超时周期
- 不受 VCC 短时瞬变干扰
- ±1% 复位阈值精度(典型值)
- 超低静态电流(0.3µA 典型值)
- 复位有效低至 VCC = 0.95V

2 应用

- 关键 μP 和 μC 电源监视
- 智能仪表
- 计算机
- 便携式和电池供电类设备
- 楼宇自动化: 楼宇安全系统、视频监控
- 工厂自动化:现场发送器、位置和接近传感器
- 电机驱动器

基本工作电路



3 说明

微功耗电压监控电路 LP3470A 器件设计用于在 1% 的过热复位阈值内监测电压,与 TI 现有的 LP3470 器件引脚对引脚兼容。LP3470A 器件提供精确的毫微功耗电压监控,具有可编程延迟功能。

当 VCC 电源电压低于复位阈值时, LP3470A 将发出复位信号。使用外部电容器可调节复位超时周期。 VCC 升至阈值电压以上且加一定迟滞后, 在某一间隔 (可通过外部电容器编程)复位保持有效。


有关可用复位阈值电压选项的信息,请参阅*机械、封装和可订购信息*。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LP3470A	SOT-23 (5)	1.60mm × 2.90mm

(1) 要了解所有可用封装,请参阅数据表末尾的"封装选项附录"。

LP3470A 典型电源电流





\neg	\rightarrow
-	ملب
_	

1	特性		8.3 Feature Description	9
2	应用 1		8.4 Device Functional Modes	11
3		9	Application and Implementation	12
4	修订历史记录		9.1 Application Information	12
5	Device Comparison Table		9.2 Typical Application	12
6	Pin Configuration and Functions 4	10	Power Supply Recommendations	14
7	Specifications5	11	Layout	14
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	14
	7.2 ESD Ratings		11.2 Layout Example	14
	7.3 Recommended Operating Conditions	12	器件和文档支持	
	7.4 Thermal Information		12.1 接收文档更新通知	15
	7.5 Electrical Characteristics		12.2 支持资源	
	7.6 Timing Requirements 6		12.3 商标	
	7.7 Typical Characteristics 7		12.4 静电放电警告	15
8	Detailed Description9		12.5 Glossary	15
-	8.1 Overview	13	机械、封装和可订购信息	15
	8.2 Functional Block Diagram 9			

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。




5 Device Comparison Table

PART NUMBER	V _{IT-} (typ) (VCC RAMPING DOWN)	V _{IT+} (typ) (VCC RAMPING UP)
LP3470A263	2.63 V	2.73 V
LP3470A275	2.75 V	2.85 V
LP3470A293	2.93 V	3.03 V
LP3470A308	3.08 V	3.28 V
LP3470A365	3.65 V	3.85 V
LP3470A400	4.0 V	4.2 V
LP3470A438	4.38 V	4.58 V
LP3470A463	4.63 V	4.83 V



6 Pin Configuration and Functions



Pin Functions

	PIN		DESCRIPTION		
NO.	NAME	I/O	DESCRIPTION		
1	SRT	I	Set reset time-out. Connect a capacitor between this pin and ground to select the reset time-out period (t_D) . $t_D = 619 \times C_1$ (C_{SRT} in μF and t_D in ms). If no capacitor is connected, leave this pin floating.		
2	GND	_	Ground pin.		
3	VCC1	I	Can be connected to VCC or left floating. DO NOT CONNECT TO GND.		
4	VCC	I	Supply voltage, and reset threshold monitor input.		
5	RESET	0	Open-drain, active-low reset output. Connect to an external pullup resistor. $\overline{\text{RESET}}$ changes from high to low whenever the monitored voltage (VCC) drops below the reset threshold voltage (V $_{\text{IT}}$.) Once VCC exceeds the reset threshold (V $_{\text{IT}}$.) + hysteresis (V $_{\text{HYS}}$), $\overline{\text{RESET}}$ remains low for the reset time-out period (t $_{\text{D}}$) and then deasserts to logic high.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
	VCC	-0.3	12	
Voltage	RESET	-0.3	12	V
	SRT	-0.3	5.5	
Current	RESET		±70	mA
Temperature ⁽²⁾	Operating junction temperature, T _J	-40	150	°C
i emperature (=)	Storage, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Flootroototic disaborre	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{CC}	Input supply voltage	0.95	10	V
V _{RESET} , V _{RESET}	RESET pin voltage	0	10	V
I _{RESET} , I _{RESET}	RESET pin current	0	±5	mA
T_J	Junction temperature (free air temperature)	-40	125	°C

7.4 Thermal Information

		LP3470A	
	THERMAL METRIC ⁽¹⁾	DBV (SOT23-5)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	187.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	109.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	92.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	35.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	92.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

²⁾ As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

At 0.95 V \leq V_{CC} \leq 10 V, SRT = Open, \overline{RESET} pull-up resistor (R_{pull-up}) = 100 k Ω to VCC, output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range - 40°C to 125°C, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Input supply voltage		0.95		10	V
V _{IT-}	Negative-going input threshold accuracy	-40°C to 125°C	-1.5	1	1.5	%
V _{HYS}	Hysteresis on V _{IT} - pin	V _{IT-} = 3.08 V to 4.63 V	175	200	225	mV
V_{HYS}	Hysteresis on V _{IT-} pin	V _{IT-} = 2.64 V to 2.93 V	75	100	125	mV
I _{CC}	Supply current into VCC pin	VCC = 0.95 V < V _{CC} < 10 V VCC > V _{IT+} ⁽¹⁾ T _A = -40°C to 125°C		0.3	1	μA
R _{SRT}	SRT pin internal resistance (2)		350	500	650	kΩ
V _{POR}	Power on Reset Voltage ⁽³⁾	V _{OL(max)} = 0.2 V I _{OUT (Sink)} = 5.6 uA			950	mV
V _{OL}	Low level output voltage	$1.5 \text{ V} < \text{V}_{CC} < 5 \text{ V}$ $\text{V}_{CC} < \text{V}_{IT}$ $\text{I}_{OUT(Sink)} = 2 \text{ mA}$			200	mV
I _{lkg(OD)}	Open-Drain output leakage current	RESET pin in High Impedance, $V_{CC} = V_{RESET} = 5.5 \text{ V}$ $V_{IT+} < V_{CC}$			90	nA

7.6 Timing Requirements

At 0.95 V \leq V_{CC} \leq 10 V, SRT = Open, \overline{RESET} pull-up resistor (R_{pull-up}) = 100 k Ω to VCC, output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range - 40°C to 125°C, VCC slew rate < 100mV / us, unless otherwise noted. Typical values are at $T_{\perp} = 25^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{P_HL}	Propagation detect delay for VCC falling below V _{IT} -	$V_{CC} = V_{IT+}$ to (V_{IT-}) - 10% ⁽¹⁾		15	30	μs
t _D		SRT pin = open $V_{CC} = (V_{IT-} - 1V)$ to $(V_{IT+} + 1V)$			50	μs
		SRT pin = $10 \text{ nF}^{(2)(3)}$		6.2		ms
		SRT pin = 1 $\mu F^{(2)(3)}$		619		ms
t _{GI_VIT} -	Glitch immunity V _{IT} .	5% V _{IT-} overdrive ⁽³⁾⁽⁴⁾		10		μs

 t_{P_HL} measured from threhold trip point (V $_{IT-}$) to V $_{OL}$

 ⁽¹⁾ V_{IT+} = V_{HYS} + V_{IT}.
 (2) This parameter is guranteed by design and characterization

⁽³⁾ V_{POR} is the minimum V_{DD} voltage level for a controlled output state. V_{DD} slew rate ≤ 100 mV/ μ s

⁽²⁾ Ideal capacitor


Parameter is guranteed by design.

Overdrive $\% = [(V_{CC}/V_{IT-}) - 1] \times 100\%$



7.7 Typical Characteristics

Typical characteristics show the typical performance of the LP3470A device. Test conditions are at $T_A = T_J = 25$ °C (unless otherwise noted).




8 9 10



5 6

Typical Characteristics (接下页)

Typical characteristics show the typical performance of the LP3470A device. Test conditions are at $T_A = T_J = 25$ °C (unless otherwise noted).






8 Detailed Description

8.1 Overview

The LP3470A micropower voltage supervisory circuit provides a simple solution to monitor the power supplies in microprocessor and digital systems and provides a reset controlled by the factory-programmed reset threshold on the VCC supply voltage pin. When the voltage declines below the reset threshold, the reset signal is asserted and remains asserted for an interval programmed by an external capacitor after VCC has risen above the threshold voltage. The reset threshold options are 2.63 V, 2.75 V, 2.93 V, 3.08 V, 3.65 V, 4 V, 4.38 V, 4.63 V.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 RESET Time-Out Period

The reset time delay can be set to a minimum value of 50 μ s by leaving the SRT pin floating, or a maximum value of approximately 6.2 seconds by connecting 10 μ F delay capacitor. The reset time delay (t_D) can be programmed by connecting a capacitor no larger than 10 μ F between SRT pin and GND.

The relationship between external capacitor (C_{SRT}) in Farads at SRT pin and the time delay (t_D) in seconds is given by $\Delta \vec{x}$ 1.

$$t_D = -\ln (0.29) \times R_{SRT} \times C_{SRT} + t_D (\text{no cap})$$
 (1)

公式 1 is simplified to 公式 2 by plugging R_{SRT} and $t_{D(no\ cap)}$ given in *Electrical Characteristics* section:

$$t_D = 618937 \times C_{SRT} + 50 \,\mu s$$
 (2)

公式 3 solves for external capacitor value (C_{SRT}) in units of Farads where t_D is in units of seconds

$$C_{SRT} = (t_{D}-50 \ \mu s) \div 618937$$
 (3)

The reset delay varies according to three variables: the external capacitor variance (C_{SRT}), SRT pin internal resistance (R_{SRT}) provided in the Electrical Characteristics table, and a constant. The minimum and maximum variance due to the constant is shown in Equation 5 and Equation 6.

$$t_{D \text{ (minimum)}} = -\ln (0.36) \times R_{SRT \text{ (min)}} \times C_{SRT \text{ (min)}} + t_{D \text{ (no cap, min)}}$$

$$\tag{4}$$

$$t_{D (maximum)} = -ln (0.26) \times R_{SRT (max)} \times C_{SRT (max)} + t_{D (no cap, max)}$$
(5)



Feature Description (接下页)

The recommended maximum delay capacitor for the LP3470A is limited to 10 μ F as this ensures there is enough time for the capacitor to fully discharge when the reset condition occurs. When a voltage fault occurs, the previously charged up capacitor discharges, and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay capacitor will begin charging from a voltage above zero and the reset delay will be shorter than expected. Larger delay capacitors can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault.

8.3.2 RESET Output

In applications like microprocessor (μP) systems, errors might occur in system operation during power up, power down, or brownout conditions. It is imperative to monitor the power supply voltage to prevent these errors from occurring.

The LP3470A asserts a reset signal whenever the VCC supply voltage is below a threshold (V_{IT}) voltage. RESET is ensured to be a logic low for VCC > 0.95 V. Once VCC exceeds the reset threshold plus a hysteresis voltage, the reset is kept asserted for a time period (t_D) programmed by an external capacitor (C_{SRT}); after this interval RESET goes to logic high. If a brownout condition occurs (monitored voltage falls below the reset threshold), RESET goes low. When VCC returns above the reset threshold plus a hysteresis voltage, RESET remains low for a time period t_D before going to logic high. \boxtimes 9 shows this behavior.




图 9. RESET Output Timing Diagram

8.3.3 Pull-up Resistor Selection

The $\overline{\text{RESET}}$ output structure of the LP3470A is an open-drain N-channel MOSFET switch. A pull-up resistor (R_{pull-up}) must be connected to VCC to keep the output logic high when $\overline{\text{RESET}}$ is not asserted.

Connect the pull-up resistor to the desired pull-up voltage source and $\overline{\text{RESET}}$ can be pulled up to any voltage up to 10 V independent of the VCC voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. $R_{\text{pull-up}}$ must be large enough to limit the current through the output within the recommended operating conditions. The pull-up resistor value determines the actual VOL, the output capacitive loading, and the output leakage current ($I_{\text{LKG(OD)}}$). A typical pull-up resistor value of 20 k Ω is sufficient in most applications.

8.3.4 VCC Transient Immunity

The LP3470A is immune to quick voltage transients or excursions on VCC. Sensitivity to transients depends on both pulse duration and overdrive. Overdrive is defined by how much VCC deviates from the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in 公式 6. A 0.1-µF bypass capacitor mounted close to VCC provides additional transient immunity.

Overdrive =
$$|(V_{CC} / V_{IT} - 1) \times 100\%|$$
 (6)



Feature Description (接下页)




图 10. Overdrive vs Pulse Duration

8.4 Device Functional Modes

8.4.1 RESET Output Low

When the VCC supply voltage is below the reset threshold (V_{IT-}), the \overline{RESET} pin will output logic low. \overline{RESET} is ensured to be a logic low for VCC > 0.95 V.

8.4.2 RESET Output High

When the VCC supply voltage exceeds the reset threshold (V_{IT-}) plus the hysteresis voltage (V_{HYS}), the \overline{RESET} remains asserted for a time period (t_D) programmed by an external capacitor (C_{SRT}); after this interval \overline{RESET} goes to logic high.



Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LP3470A is a micropower CMOS voltage supervisor that is ideal for use in battery-powered microprocessor and other digital systems. It is small in size and provides voltage monitoring and supervisory functions with nano-Ig and programmable delay, making it a good solution in a variety of applications. The LP3470A is available in six standard reset threshold voltage options, and the reset time-out period is adjustable using an external capacitor providing maximum flexibility in any application. This device can ensure system reliability and ensures that a connected microprocessor will operate only when a minimum voltage supply is satisfied.

9.2 Typical Application

The LP3470A can be used as a simple supervisor circuit to monitor the input supply to a microprocessor as shown in 8 11.




图 11. Power-On Reset Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in 表 1 as the input parameters.

表 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input supply voltage	0.95 to 10 V
Reset threshold voltage	2.63 V, 2.75 V, 2.93 V, 3.08 V, 3.65 V, 4 V, 4.38 V, 4.63 V
External pullup resistor	0.68 to 68 kΩ
External reset time-out period capacitor	C _{SRT} = 1 nF
Reset time-out period	619 µs


9.2.2 Detailed Design Procedure

The minimum application circuit requires the LP3470A Power-On Reset Circuit IC and a pullup resistor connecting the reset pin to VCC. The reset delay can be programmed with an additional capacitor connected from the SRT pin to GND. See RESET Time-Out Period and Pull-up Resistor Selection for information on choosing specific values for components.



9.2.3 Application Curves

Two capacitor values for C_{SRT} (0.1 μF and 1 μF) are used as examples to show the programmability of the output time delay as shown in 212 and 113.





10 Power Supply Recommendations

The input of the LP3470A is designed to handle up to the supply voltage absolute maximum rating of 12 V. If the input supply is susceptible to any large transients above the maximum rating, then take extra precautions. An input capacitor is optional but not required to help avoid false reset output triggers due to noise.

11 Layout

11.1 Layout Guidelines

- Good analog design practice recommends placing a minimum of 0.1-μF ceramic capacitor as near as possible to the VCC pin.
- · Place components as close as possible to the IC
- Keep traces short between the IC and the C_{SRT} capacitor to ensure the timing delay is as accurate as possible.
- For VCC slew rate > 100 mV/µs, increase input capacitance and pull-up resistor value

11.2 Layout Example

14 shows a layout example.




图 14. LP3470A Layout Example



12 器件和文档支持

12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.2 支持资源

TI E2ETM support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP3470A263DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	D263	Samples
LP3470A275DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D275	Samples
LP3470A293DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D293	Samples
LP3470A308DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D308	Samples
LP3470A365DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D365	Samples
LP3470A400DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D400	Samples
LP3470A438DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D438	Samples
LP3470A463DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	D463	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3470A263DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A275DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A293DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A308DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A365DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A400DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A438DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP3470A463DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LP3470A263DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A275DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A293DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A308DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A365DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A400DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A438DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
LP3470A463DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司