TOSHIBA TC9263AF

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T C 9 2 6 3 A F

CD SINGLE-CHIP PROCESSOR

The TC9263AF is a single chip processor for sync separation protection/synchronization, EFM demodulation, error correction / interpolation, microcomputer interface, CLV servo and focus tracking servo in CD player system.

In combination with the TA8190F/TA8191F/TA2031F/ TA2035F/TA2065F, which are focus tracking servo LSI, a CD player system can be composed very simply.


FEATURES

- Sync pattern detection, sync signal protection and synchronization can be made correctly.
- Built-in EFM demodulation and subcode demodulation circuit.
- Has the correction capacity of double and triple correction for C₁ and C₂ each correcting units, respectively, using CIRC correction theoretical format.
- Jitter absorbing capacity of ±6 frames.
- Built-in 16K RAM.
- Built-in Digital out circuit.
- Built-in variable pitch control circuit.
- Built-in digital level meter and peak meter circuit.
- The output circuit of each channel (Left/Right) has the independent digital attenuation circuit.
- Audio-out circuit is apply to bilingual output.
- Read timing free subcode Q data.
- Built-in the output circuit for CD-ROM (CD-I).
- Built-in data slicer and analog PLL (free-adjustment VCO adopted) circuit.
- Focus/Tracking loop gain auto adjusting function incorporated.
- Built-in AFC and APC circuit for disc motor CLV servo.
- Built-in focus tracking servo control circuit.
- Tracking search control apply to all modes.
- Double speed play is possible.
- Built-in microcomputer interface circuit.
- In CMOS structure, high speed and low power dissipation.
- 100 pin flat package.

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


 The products described in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.



TOSHIBA TC9263AF

BLOCK DIAGRAM (TOP VIEW)



FUNCTION OF EACH PIN

PIN No.	SYMBOL	1/0	FUNCTIONAL DESCRIPTION	REMARK
1	V_{SS}	_	Digital ground terminal.	_
2	VPD	0	Phase compare (XI and VXI signal) output terminal for	3-state output
			vanable-pitch.	(V _{DD} , HiZ, V _{SS})
3	CKSE	ı	Internal clock selection terminal.	_
4	TEST0	ı	Test terminal. Normally, keep at "H" level or open.	With pull-up resistor
5	COFS	0	Correction system frame periodic signal output terminal. 7.35kHz	_
6	SPDA	0	Processor status signal output terminal.	_
7	SPCK	0	Processor status signal read clock output terminal. 176.4kHz	_
8	SBOK	0	Subcode Q data CRC checking result output terminal.	
L	3BOK		The checking result is OK at "H" level.	_
9	CLCK	ı	Subcode P-W data readout clock input terminal.	_
10	DATA	0	Subcode P-W data output terminal.	_
11	SFSY	0	Play-back frame periodic signal output terminal.	_
12	SBSY	0	Subcode block sync signal output terminal. The subcode sync	
12	12 3531		is detect, output "H" level at S1 position.	_
			Subcode Q data emphasis status signal output terminal.	
13	EMPH	0	Emphasis ON at "H" level, OFF at "L" level. Output polarity	_
			can change by command.	
			Channel clock output terminal. Normally, 44.1kHz.	
14	LRCK	0	Output L-channel at "L" level, R-channel at "H" level.	_
			Output polarity can change by command.	
15	V_{DD}	_	Digital power supply voltage terminal. (+5V)	_
16	Vss	_	Digital ground terminal.	_
17	WDCK	0	Word clock output terminal. Normally, 88.2kHz.	_
18	ВСК	0	Bit clock output terminal. Normally, 1.4112MHz.	_
19	AOUT	0	Audio data output terminal.	_
20	IPF	0	Interpolation status signal output terminal. Output "H" level at C2 correcting unit unable error correction.	_
21	MUTEO	0	Audio mute signal output terminal. Mute ON at "L" level.	_
22	DOUT	0	Digital data output terminal.	_
23	ROUT	0	Digital data for CD-ROM output terminal.	_
			ROUT signal read clock output terminal. It is possible to select	
24	DACK	0	2.8MHz or 5.6MHz by command.	_
25	FLGA	0	Internal status monitor terminal. It is possible to select TEZC, FOON, FOK, RFZC signal by command.	_
26	ELCP	_	Internal status monitor terminal. It is possible to select TRON,	
26	FLGB	0	FOON, FDON, RFZC signal by command.	_

PIN No.	SYMBOL	1/0	FUNCTIONAL DESCRIPTION	REMARK
27	FLGC	0	Internal status monitor terminal. It is possible to select TRON, TSSR, FOK, SRCH signal by command.	_
28	FLGD	0	Internal status monitor terminal. It is possible to select TRON, DMON, HYS, SHC signal by command.	_
29	LOCK	0	Lock status output terminal. If sync pattern under EFM signal cannot be detector for 17ms continuously by runway detection information, this terminal is put at "H" level.	_
30	V_{DD}		Digital power supply voltage terminal. (+5V)	_
31	VSS		Digital ground terminal.	_
32 33	IO1 IO2	1/0	Command controllable I/O port terminals.	_
34	TEL1	•	Tracking gain adjusting analog switch output terminals. V_{REF} or HiZ.	_
35	TEL2	0	It is possible to select Normally mode or Command control mode.	_
36	DFCT1	0	Defect (drop-out of data) detection signal output terminal. V _{REF} when defect is detected. Normally, HiZ.	_
37	DFCT2	0	Black-dot (drop-out of data) detection signal output terminal. VREF when defect is detected. Normally, HiZ.	_
38	TESH	_	Tracking error signal sample holding analog switch input terminal.	Analog input
39	TEOF	0	Tracking servo operation ON/OFF analog switch output terminal. V _{REF} when the tracking servo is OFF.	Analog output
40	AV_{DD}		Analog power supply voltage terminal. (+5V)	_
41	AVSS	_	Analog ground terminal.	_
42	TGUL	0	Tracking servo gain up analog switch output terminal. V _{REF} or HiZ. It is possible to select Normally mode or Command control mode.	_
43	TGUH1	0	Tracking servo gain up analog switch output terminals. HiZ when gain is up. Normally, V_{REF} .	
44	TGUH2)	TGUH1 is used at normal play and TGUH2 is used at high (Double and Quadruple) speed play.	
45	TKIC1	0	Tracking actuator kick signal output terminal. It used NKIC, CKIC and tracking gain adjusting mode. Kicks in the outer direction at " $2V_{REF}$ " level and in the inner direction at " $4V_{SS}$ " level. Normally, HiZ.	3-state output (2V _{REF} , HiZ, AV _{SS})
46	TKIC2	0	Tracking actuator kick signal output terminal. It used FVKIC. It is possible to polarity change. Output signal form is PWM. (3-state 2V _{REF} , V _{REF} , AV _{SS} at 132kHz). Normally, HiZ.	3-state output (2V _{REF} , HiZ, AV _{SS})
47	TEST1	-	Test terminal. Normally, keep at "H" level or open.	With pull-up resistor

PIN No.	SYMBOL	1/0	FUNCTI	ONAL DESCR	RIPTION	REMARK					
48	FMON	0	Feed servo ON/OFF analoservo is ON at "HiZ" leve	-	-	_					
49	FMFB	0	terminal. Output signal for AV _{SS} at 132kHz) Feed in	eed motor FWD/BWD feeding control signal output erminal. Output signal form is PWM. (3-state 2V _{REF} , V _{REF} V _{SS} at 132kHz) Feed in the outer direction at "2V _{REF} " level and in the inner direction at "AV _{SS} " level. Normally, HiZ.							
50	DMON	0	Disc motor driving circuit output terminal. The CLV possible to select "HiZ" o ON.	_							
			Disc motor CLV servo AFC	visc motor CLV servo AFC signal output terminal.							
			OPERATION	COMMAND	DMFC OUTPUT						
51	DMFC	0	Motor acceleration	DMFK	"2V _{REF} "	3-state output					
				DMSV	AFC Signal (PWM)	(2V _{REF} , V _{REF} , AV _{SS})					
				DMBK	"AV _{SS} "						
			CLV servo OFF	DMOFF	"V _{REF} "						
52	DMPC	0	Disc motor CLV servo APC	visc motor CLV servo APC signal output terminal.							
53	2V _{REF}	_	Double times reference ve	Double times reference voltage input terminal. (V _{REF} ×2)							
54	V _{REF}		Reference voltage input t			_					
			Servo mode indicating sig control laser-diode (LD) C		-	0					
55	SEL	0	SEL LD FOCUS	S SERVO	OPERATION	3-state output					
")	"AV _{SS} " OFF	OFF L	.D OFF	(AV _{DD} , HiZ, AV _{SS})					
				OFF F	ocus search						
			"AV _{DD} " ON	ON F	ocus ON						
56	FCSI	0	Focus actuator driving sig serach adjust mode. Lens Lens gets near disc at "A	gets for awa	ay from disc at "AV $_{ m DD}$ '	, 3-state output ' (AV _{DD} , HiZ, AV _{SS})					
57	FKIC	0	Focus actuator driving sig gain adjust mode. Lens g Lens gets near disc at "A	ets for away	from disc at "AV _{DD} ",	3-state output (AV _{DD} , HiZ, AV _{SS})					
58	FEL1		Focus gain adjusting anal			r					
59	FEL2	0	HiZ. It is possible to select control mode.	HiZ. It is possible to select Normally mode or Command control mode.							
60	FEI	ı	Focus error signal input t	erminal.		Analog input					
61	TEI	Ι	Tracking error signal inpu			Analog input					
62	SBAD		Sub-beam adding signal i	nput termina	al.	Analog input					

PIN No.	SYMBOL	1/0	FUNCTIONAL DESCRIPTION	REMARK						
63	RFRP	ı	RF ripple signal input terminal.	Analog input						
64	V_{DD}	_	Digital power supply voltage terminal. (+5V)	_						
65	VSS	_	Digital ground terminal.	_						
			Focusing and tracking signal output terminal. (Internal 5 bits							
66	ZCL1	0	DAC output)	Analog output						
			Usually use for monitoring of internal signal.							
			SBAD and RFRP signal output terminal. (Internal 5 bits DAC							
67	ZCL2	0	output)	Analog output						
			Usually use for monitoring of internal signal. (SBAD : sub-beam additional signal, RFRP : RF ripple signal)							
68	۸۱/۵۵	_	Analog power supply voltage terminal. (+5V)							
69	AV _{DD} AV _{SS}		Analog ground terminal. (+5v)	-						
70	RFI	\exists	RF signal input terminal.	Analog input						
-	KFI	-	TMAX output control terminal. When input level is "L",	Analog Input						
71	TMCNT	ı	TMAX terminal output fixes "HiZ". Normally, input level is							
′ ′	TIVICIVI	•	"H".	_						
72	SLCO	0	Data slice level output terminal. (Internal DAC output)	Analog output						
			PDO output control terminal. When input level is "L", PDO							
73	PDCNT		terminal output fixes "HiZ", Normally, input level is "H".	_						
74	DDO	$\overline{}$	Phase comparator error signal output terminal between EFM	3-state output						
74	PDO	0	signal and PLCK.	(2V _{REF} , HiZ, AV _{SS})						
			TMAX signal output terminal. TMAX is frequency information							
			of RF signal.							
			TMAX PERIOD TMAX OUTPUT	3-state output						
75	TMAX	0	Longer than specified period "AV _{SS} "	(2V _{REF} , HiZ, AV _{SS})						
			Shorter than specified period "2V _{REF} "	(== (() == , == , == 33,						
			Specified period "HiZ"							
76	LPFN		LPF amplifier negative input terminal for PLL.	Analog input						
77	LPFO		LPF amplifier output terminal for PLL.	Analog output						
78	TESIN		Test terminal. Normally, keep at "H" level or open.	With pull-up resistor						
79	VCOF	0	VCO noise filter terminal.	—						
80	TEST2	-	Test terminal. Normally, keep at "H" level or open.	With pull-up resistor						
81	VSS	_	Digital ground terminal.	_						
02			PLCK signal output terminal. It is possible to select PLCK,							
82	PLCK	0	17MCK (VCO), EFMS (EFM slice data), fixes "H" level by command.	_						
		-	Command and data sending / receiving chip enable signal							
83	CCE		input terminal.	Schmitt trigger input						
്		'	The bus line becomes active at "L" level.	Schmitt trigger input						
84	BUCK	\neg	Command and data sending / receiving clock input terminal.	Schmitt trigger input						
<u> </u>		•	mand and data sending/receiving clock input terminal. Schmitt trigger input							

PIN No.	SYMBOL	1/0	FUNCTIONAL DESCRIPTION	REMARK
85	BUS0			Cabanist tuingan input
86	BUS1	1/0	Command and data sending/receiving input/output	Schmitt trigger input. Open drain output,
87	BUS2	170	terminals.	With pull-up resister
88	BUS3			vvitii puii-up resister
89	HSO	0	High speed play monitor output terminal. Double and Quadruple speed play at "L" level. Normally, "H".	_
90	V_{DD}	_	Digital power supply voltage terminal. (+5V)	_
91	VSS		Digital ground terminal.	_
92	ΧI	_	Crystal oscillator input terminal.	_
93	ХО	0	Crystal oscillator output terminal.	_
94	RST	I	Reset input terminal. The internal system is reset at "L" level.	With pull-up resistor
95	MCK	0	Master clock output terminal.	_
96	TEST3	- 1	Test terminal. Normally, keep at "H" level or open.	With pull-up resistor
97	TEST4		Test terminal. Normally, keep at "H" level or open.	With pull-up resistor
98	VXI	I	External VCO clock input terminal for variable-pitch.	Alanlog input
99	VXO	0	Buffer output terminal at VXI signal.	_
100	V_{DD}	_	Digital power supply voltage terminal. (+5V)	_

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{DD}	-0.3~6.0	V
Input Voltage	v_{IN}	$-0.3 \sim V_{DD} + 0.3$	V
Power Dissipation	PD	1,250	mW
Operating Temperature	T _{opr}	- 35~85	°C
Storage Temperature	T _{stg}	- 55∼150	°C

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, $V_{DD} = 5V$, $2V_{REF} = 4.2V$, $V_{REF} = 2.1V$, Ta = 25°C)


CHARA	CTERISTIC	SYMBOL	TEST CIR- CUIT	TES	T CONDITION	MIN.	TYP.	MAX.	UNIT
Operating S	Operating Supply Voltage		_	Ta = −35~8	5°C	4.75	5.0	5.25	V
Operating S	upply Current	I _{DD}	_	XI = 16.9344	MHz, In normal mode	_	40	70	mA
	"H" Level	V _{IH} (1)		1	t terminals except ICK and CCE	3.5	-	V _{DD} + 0.3	
Input	"L" Level	V _{IL} (1)		BU3U~3, BU	ick allu cce	0		1.5	v
Voltage	"H" Level	V _{IH} (2)	_	BUS0~3, BU		4.0	_	V _{DD} + 0.3	V
	"L" Level	V _{IL} (2)		(Schillitt III)	ut)	0	_	1.0	
Input	"H" Level	lтн		V H - J V	CMOS input terminals except analog input	_	-	1.0	
Current	"L" Level	ITL		l	terminal.	- 1.0	_	—	
Try State Leak	"H" Level	ITLH		V _{IH} = 5V			_	1.0	μ A
Current	"L" Level	ITLL		V _{IL} = 0V	/ _{IL} = 0V			_	
	"H" Level	^I OH (1)		V _{OH} = 4.6V	VPD, COFS, SPDA, SPCK, SBOK, CLCK, DATA, SEL, FCSI,	_	_	- 1.0	
	"L" Level	^I OL (1)	_	V _{OL} = 0.4V	FKIC, PDCNT VOUT = VDD	2.5	_	_	
İ	"H" Level	IOH (2)		V _{OH} = 4.6V	SFSY, SBSY, EMPH	_	_	- 1.0	1
	"L" Level	IOL (2)		$V_{OL} = 0.4V$	$V_{OUT} = V_{DD}$	1.5	_	_	
Output	"H" Level	IOH (3)		V _{OH} = 4.6V	WDCK, IPF, MUTEO, DOUT, DACK, FLGA, FLGB, FLGC, FLGD, LOCK,	ı	ı	- 2.0	
Current	"L" Level	^l OL (3)		V _{OL} = 0.4V	IO1, IO2, ROUT, LRCK, BCK, AOUT, PLCK	4.0	_	_	mA
	"H" Level	1		V 4 6 V	V _{OUT} = V _{DD}			20	
	"L" Level	OH (4)	_	$V_{OH} = 4.6V$ $V_{OL} = 0.4V$	MCK, VXO, XO	3.0	_	- 2.0	
		^I OL (4)			V _{OUT} = V _{DD} TKIC1, TKIC2,	3.0			
	"H" Level	^I OH (5)	_	V _{OH} = 3.8V	FMFB, DMFC,	_		-0.4	
	"L" Level	I _{OL} (5)		V _{OL} = 0.4V	DMPC V _{OUT} = 2V _{REF}	2.5	_	_	
	"H" Level	^I OH (6)		$V_{OH} = 3.8V$	PDO, TMAX	_	_	– 1.5	
	"L" Level	IOL (6)		$V_{OL} = 0.4V$	$V_{OUT} = 2V_{REF}$	2.5	_	_	

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Analog	"H" Level	lOFH	_	V _{IH} = 5V	_	_	1.0	μΑ
Switch OFF Current	"L" Level	lOFL	_	V _{IL} = 0V	- 1.0	_	_	
Analog Switch ON Resistance		RON (1)	_	FEL1, FEL2, TEL1, TEL2, FMON, TGUL, TGUH1, TGUH2, FMFB, DFCT1, DFCT2, TEOF, DMON, DMFC	_	_	0.6	kΩ
		RON (2)	,	TESH	_	_	1.2	
		RUP (1)		RST	_	65	_	$\mathbf{k}\Omega$
Pull-Up Resis	stance	R _{UP} (2)	—	TEST, TEST1~5	_	45	_	
		RUP (3)		BUS0~3	8	_	_	
Oscillation A	Oscillation Amplifier			XI-XO	2.0	3.5	5.0	N40
Feedback Resistance		R _N (1)		VXI-VXO, TESIN	0.25	0.5	1.0	$M\Omega$
Operating Frequency Ratio		fOP	_	ΧI	6	_	28	MHz

TOSHIBA

AC CHARACTERISTICS (1) Clock system timing


CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Clock Pulse	"H" Level	t _{HW}		18	_	_	
Width	"L" Level	tLW	XI input	18	_	_	ne
Input Rising Time		t _r		_	_	10	ns
Input Falling Tim	ie	t _f		_	_	10	
Transfer Time	"H" Level	t _{pHL1}	t _{pHL1}		_	60	
(1)	"L" Level	t _{pLH1}	XI→MCK	_	_	60	
Transfer Time	"H" Level	t _{pHL2}	MCK DCK	_	_	60	
(2)	"L" Level	t _{pLH2}	MCK→BCK	_	_	60	ns
Transfer Time	"H" Level	t _{pHL3}	MCK COES	_	_	100	
(3)	"L" Level	t _{pLH3}	MCK→COFS	_	_	100	
Output Rising Tir	me (1)	t _{or1}	MCK, BCK	_	_	15	
Output Falling Time (1)		t _{of1}	INICK, BCK	_	_	15	ns
Output Rising Tir	me (2)	t _{or2}	COFS	_	_	40	ns
Output Falling T	ime (2)	t _{of2}	10073	_		40	




(2) Microcomputer interface timing

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Clock Pulse	"H" Level	t _{BHW}	BUCK	10	_	_		
Width (1)	"L" Level	tBLW	BUCK	10	_	_	μs	
Clock Pulse Widt	h (2)	tcc	CCE	6	_	_		
Delay Time (1)		tCB	<u>CCE</u> →BUCK	_	_	6	6	
Delay Time (2)		tWB	Command Data→BUCK	0	_	_	μs	
Delay Time (3)	Delay Time (3)		CCE→Status Output	_	_	6		
Set-Up Time (1)		t _{RD}	BUCK→Read Data Output	_	_	6		
Set-Up Time (2)		t _{BA}	BUCK→ACK, Parity Output	_	_	6	μ S	
Hold Time (1)		^t SZ1	BUCK→ACK, Parity, Status Output	_	_	6		
Hold Time (2)		t _{SZ2}	CCE→Status Output	_	_	6	μ s	
Hold Time (3)		t₩H	BUCK→Command Data	6	_	_		


(a) Write command processing mode



(b) Read command processing mode




(c) Idle mode




(3) Data output system timing

CHARACT	CHARACTERISTIC		TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Transfer Time	"H" Level	t _{pHL}	BCK→AOUT, WDCK, LRCK	_	_	30	nc
Transfer Time	"L" Level	t _{pLH}		_	_	30	ns
Output Rising Ti	Output Rising Time		AOUT, WDCK, LRCK	_	_	15	nc
Output Falling T	Output Falling Time		AGOT, WEEK, LIKEK	_	_	15	ns




(4) Output timing for subcode P~W

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Clock Pulse	"H" Level	tHW	CLCK	2	_	_	nc	
Width	"L" Level	tLW	CLCK	2	_	_	ns	
Set-Up Time		tSUP	SFSY→DATA	0.4	_			
Read Access Time	e	^t RAC	CLCK→DATA	1.2	_	_	ns	




(5) Output time for subcode Q

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Transfer Time	"H" Level	t _{pHL}	- SFSY→SBOK, SBSY	- 50	_	200	ns
	"L" Level	t _{pLH}		- 50	_	200	
Output Rising Time		tor	SBOK, SBSY		_	40	- ns
Output Falling Time		tof		_	_	40	




(6) Status signal output timing

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Hold Time	"H" Level	tHDH	-WDCK→SPDA		_	200	ns
	"L" Level	tHDL			_	200	
Output Rising Time		tor	SPDA		_	40	ns
Output Falling Time		t _{of}	אס וע	_	_	40	



(7) Digital output timing

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Transfer Time	"H" Level	t _{pHL}	- MCK→DOUT	_	_	60	ns
	"L" Level	t _{pLH}		_	_	60	
Output Rising Time		tor	DOUT		_	14	- ns
Output Falling Time		^t of			_	14	



OUTLINE DRAWING QFP100-P-1420-0.65 Unit: mm 24.6±0.3 20.0±0.2 80 51 0.825TYP i 50 18.6±0.3 100 **∃** 31 30 0.3±0.1 0.13 M 0.575TYP 0.65 3.05MAX

1.<u>2±0.2</u>

Weight: 1.6g (Typ.)