# CadPack Import from THEDA

Software tool for import from THEDA Cad format

**Technical Info** 

Version : 2 Code : 81190417.136



SPEA SpA 16, Via Torino 10088 Volpiano - Italy

Tel.: + 39 011 9825 400 Fax: + 39 011 9825 405 E-mail: info@spea.com Web: www.spea.com



# **Contents**

Int	ntroduction II		
1.	THED	PA file data	1
	1.1	Part List	2
	1.2	Net List	3
	1.3	Coordinates and access list	4
	1.4	Wiring and Routing list	4
2.	THED	DA file generalities	5
	2.1	THEDA file name	5
	2.2	THEDA file conversion from Unix to MS-DOS	5
3.	THED	DA file format	6
	3.1	UNIT	12
	3.2	IDENTIFIER	12
	3.3	DEVICE_ID	13
	3.4	PACKAGE_ID	13
	3.5	PENS	13
	3.6	REFERENCE_DESIGNATOR	14
	3.7	LAYER	14
	3.8	ROTATION	15
	3.9	X_MIRROR	15
	3.10	CONTACTED	15
	3.11	LOCATION	16
	3.12	PADSTACK_ID	17
	3.13	LINE_PEN	17



Α.	Note a	about the THEDA ASCII text file format	20
	4.2	Drawing ref. initials/device type assignment	. 19
		Pin function assignment	
4.	Impor	t setting	19
	3.18	PIN_ID	. 18
		UNCONNECTED	
	3.16	LIBRARY_IDENTIFIER	. 18
	3.15	POLYGON	. 18
	3.14	LINE	. 17



# Introduction

CAD files are the base for the automatic generation of test program for InCircuit of any technology.

In order to generate the ICT test program in a short time and without errors, both Bed of Nails and Flying Probe testers require the circuit information available in CAD format.

The Import from THEDA CAD import driver allows to import data present in the THEDA CAD file and convert them in the SPEA Board data format.

#### Conventions, symbols and abbreviations

In the document, the ① symbol is used to highlight information or notes useful to the reader.

#### Registered trademarks

SPEA is a registered trademark of SPEA SpA.

All other product and company names are trademarks or trade names of their respective companies.

This manual can be updated in accordance with the evolution of the system and associated software. It may contain preliminary contents or it may not be entirely updated with the latest versions used in the system.

Any remarks on errors and imperfections, or suggestions, can be addressed to:

#### SPEA SpA

Ufficio Documentazione 16, Via Torino 10088 Volpiano – Italy Tel.: +39 011 9825400 Fax: +39 011 9825405

Email: info@spea.com
Web: www.spea.com

Import from THEDA III



# 1. THEDA file data

With the "THEDA CAD files" words we refer to the output information generated by the THEDA CAD-CAE programs for the electrical diagrams design and PCB development, used to develop a test application (test program and adapter design).

Information stored in the "THEDA CAD files" concern an electronic board and can be used by an appropriate program to generate a test program and its test adapter design (Bed of Nails or list of movements for Flying Probes).

Information can be grouped in 4 different categories and typically concern the printed circuit:

#### **Part List**

It is the list of all used devices, it must contain: devices drawing reference, part numbers, value, tolerances, device type, etc.

#### **Net List**

It is also called wiring list, containing device interconnection data; basically it is presentation of the electrical diagram.

#### Coordinate and access list

It is the list containing the devices coordinates, concerning their barycentre and pins.

#### Wiring and Routing list

It is the list containing the path of the Net tracks in the PCB.

For the import of the information above mentioned SPEA has developed the specific program for the translation, stored in a specified format, to its common data bank called "Board Data". The name of this type of program is "CAD import driver".

For the required information, see the list in the following paragraphs.



# 1.1 Part List

The Part List is an ASCII text file, containing the list of all the parts used to assemble the board; sometimes it can be called Bill of Material (BOM).

In the Part List all information concerning the mounted and not mounted parts must be present. For every part the following information must be defined:

Information	Description
Drawing Reference	Reference designator (e.g. U10, R105, D23, etc.).
Part Number	Device code (e.g. 132549.012, C4QW08, 001-58-AA, etc.).
Value	Device value (e.g. 10KΩ, 10μF, 1mH, etc.).
Tolerance	Positive and negative device tolerances (e.g. 1%, 5%, etc.).
Mounting side	The legal values for this item can be:  - Top (Component side) - Bottom (Soldering side) - Not mounted Top - Not mounted Bottom
Rotation <sup>1</sup>	Device mounting rotation angle (e.g. 0°, 180°, etc.).
Dimensions <sup>1</sup>	Device dimensions.
Case code 1	Device package (case) code.

<sup>&</sup>lt;sup>1</sup> Optional data (not yet managed)




# 1.2 Net List

The Net List is an ASCII text file containing the device interconnection data; it is also called wiring list. This list must contain the interconnection between devices, including pad and via. Basically, it is the representation of the electrical diagrams.

For every net the following information must be defined:

Information	Description
Net name	Net identifier (e.g. +5V, RESET, A01, etc.).
Drawing reference	Reference designator of the device connected to the net (e.g. U10, R105, D23, etc.).
Pin name	Name of the device pin connected to the net (e.g. 1, 15, Anode, K, Negative, etc.).
Pin access side	Access side for the device pin, legal values are:  - Top (Device side access) Bottom (Soldering side access) Not accessible - All (both top and bottom side access)





#### 1.3 Coordinates and access list

The Coordinates and access list is an ASCII text file containing the devices coordinates concerning their barycentre and pins. Below, the required information:

Information	Description
Drawing Reference	Reference designator of the device connected to the net (e.g. U10, R105, D23, etc.).
Pin name	Name of the device pin connected to the net (e.g. 1, 15, Anode, K, Negative, etc.).
Pin X position	Pin X-coordinate.
Pin Y position	Pin Y-coordinate.
X barycentre <sup>1</sup>	Device X barycentre.
Y barycentre <sup>1</sup>	Device Y barycentre.


# 1.4 Wiring and Routing list

The Wiring and Routing list is an ASCII text file that contains all the coordinates of the Net tracks on the PCB and the link with the Net List. So the path of each net on the PCB is described in this file.

For every net the following information must be defined:

Information	Description
Net name	Net identifier (e.g. +5V, RESET, A01, etc.).
X Start	Track segment start X-coordinate.
Y Start	Track segment start Y-coordinate.
X End	Track segment end X-coordinate.
Y End	Track segment end Y-coordinate.
Width	Net segment thickness.
Layer	Layer the segment belongs to.

#### Example:



.

<sup>&</sup>lt;sup>1</sup> Optional data



# 2. THEDA file generalities

#### 2.1 THEDA file name

The THEDA Neutral file name has to have the .TL extensions. It is an ASCII text file and it contains the information related to the board, device and their connections.

#### 2.2 THEDA file conversion from Unix to MS-DOS

When the diagram entry has been entered and checked on the THEDA CAD workstation, the THEDA file .TL should be made available for the SPEA system.

The SPEA system is based on a PC platform operating in a Windows® environment, this means that the CAD import driver can manage ASCII Text file in MS-DOS format.

Due to the fact that the THEDA workstation typically uses the Unix operating system, the output ASCII text file has to be converted from Unix to MS-DOS format.

In order to perform the conversion, please refer to appendix A – **Note about the THEDA ASCII text file format**.



# 3. THEDA file format

This is a partial extract of an example of a THEDA output ASCII text file:

```
PC_BOARD
   VERSION
! TL_REVISION := '2.00';
! TL_COMMENT := 'ITL file generated by AUTOBOARD';
! SOFTWARE REVISION := 'THEDA 6.0.17';
! SOFTWARE_COMMENT := 'THEDA REVISION 6.0.17 16-Sep-1999';
! LIBRARY REVISION := '9.00';
! BOARD_REVISION := '8.00';
! CREATION DATE := '25-FEB-2003';
   VERSION
   !..FIN_VERSION;
   DESIGN_DEFAULTS
   DESIGN OBJECTS
       @ LINE PENS
          ! #-----#
              **
NUMBER WIDTH SHAPE TYPE LINE STYLE
#------
          ! # 1-60 are used for traces on the board.
             (a
       @
       @
       a
   ! a !
      0 !..FIN_LINE_PENS;
  ! @..FIN_PENS;
   ! COMPONENTS
         COMPONENT[ 1 ]
   ! @ COMPONENT[ 1 ]
! @ ! IDENTIFIER := '9030619';
! @ ! DEVICE_ID := 'dev_stift_1';
! @ ! PACKAGE_ID := 'pack_tpoint';
  ! @ ! PACKAGE ID
   ! @ !..FIN COMPONENT[ 1 ];
       @ COMPONENT[ 8 ]
         ! IDENTIFIER := '15343421';
! DEVICE_ID := 'dev_diode';
! PACKAGE_ID := 'pack_chip2012';
   ! @
! @
   ! @
         !..FIN COMPONENT[ 8 ];
       @ COMPONENT[ 12 ]
                                         := '9543052';
         ! IDENTIFIER
! DEVICE_ID
! PACKAGE_ID
                                         := 'dev_widerstand';
:= 'pack_D0214';
   ! @
         !..FIN COMPONENT[ 12 ];
   ! @ COMPONENT[ 18 ]
   ! @ ! IDENTIFIER
! @ ! DEVICE_ID
                                         := '9547280';
:= 'dev elko';
          ! PACKAGE ID
                                           := 'pack chip7343';
          !..FIN_COMPONENT[ 18 ];
  ! @ COMPONENT[ 28 ]
   ! @ ! IDENTIFIER
! @ ! DEVICE_ID
! @ ! PACKAGE_ID
                                         := '95587589';
                                          := 'dev_opto_ ';
:= 'pack_opto';
! ! @ !..FIN_COMPONENT[ 28 ];
! ! @ COMPONENT[ 33 ]
```



```
:= '95551354';
   ! @ ! DEVICE_ID
! @ ! PACKAGE_ID
                                                := 'dev_widerstand';
:= 'pack_chip0603.1';
   ! @ !..FIN_COMPONENT[ 33 ];
   ! @..FIN COMPONENTS;
! !..FIN_DESIGN_OBJECTS;
    ! COMPONENTS
           ! REFERENCE_DESIGNATOR := 'C1';
! TYPE
    ! @ COMPONENT[ 1 ]
           ! TYPE := NORMAL_COMPONENT;
! LIBRARY_IDENTIFIER := '9562810';
           !..FIN_COMPONENT[ 1 ];
          COMPONENT[ 2 ]
! REFERENCE_DESIGNATOR
! TYPE
! LIBRARY_IDENTIFIER
                                                := 'D1';
                                                  := NORMAL COMPONENT;
                                                  := '9571794';
           !..FIN_COMPONENT[ 2 ];
        @
           COMPONENT[ 3 ]
                                                := 'DL1';
            ! REFERENCE_DESIGNATOR
                                                := NORMAL_COMPONENT;
:= '9564728';
           ! TYPE
! LIBRARY IDENTIFIER
        (a
        (a
           !..FIN COMPONENT[ 3 ];
           COMPONENT[ 4 ]
           ! REFERENCE_DESIGNATOR
! TYPE
! LIBRARY_IDENTIFIER
                                                := 'IC1';
:= NORMAL_COMPONENT;
:= '9528360';
           !..FIN_COMPONENT[ 4 ];
           COMPONENT[ 5 ]
                                                := 'R1';
            ! REFERENCE_DESIGNATOR
        @
           ! TYPE
! LIBRARY_IDENTIFIER
                                                 := NORMAL_COMPONENT;
                                                 := '9520634';
        a
    ! @ !..FIN COMPONENT[ 5 ];
        @..FIN_COMPONENTS;
        NETS
        @ NET[ 1 ]
            ! IDENTIFIER
! PINS
                                     := 'NET_1';
    !
                PINS
          ! PINS
! ! PIN[ 1 ]
! ! @ REFERENCE_DESIGNATOR := 'D1';
! ! @ PIN ID := '1';
! ! @ SCHEMATIC_SYM_PIN := ( 105,
! ! @ ..FIN_PIN[ 1 ];
! ! PIN[ 2 ]
! ! @ REFERENCE_DESIGNATOR := 'C1';
! ! @ PIN_ID := '1';
! ! @ PIN_ID := '1';
! ! @ SCHEMATIC_SYM_PIN := ( 106,
! ! @ ..FIN_PIN[ 2 ];
! ! ..FIN_PINS:
                                                                           1);
        (a
                                                                           1);
        a
           ! !..FIN_PINS;
!..FIN_NET[ 1 ];
NET[ 2 ]
        (a
        (a
            ! IDENTIFIER
                                               := 'NET 2';
                PINS
           ! PINS
! ! PIN[ 1 ]
! ! @ REFERENCE_DESIGNATOR := 'IC1';
! ! @ PIN_ID := '1';
! ! @ SCHEMATIC_SYM_PIN := ( 39,
           (a
        a
                                                                              1);
        @
        a
            !..FIN_NET[ 4 ];
           NET[3]
! IDENTIFIER
        (a
                                               := 'GND';
                PINS
            ! ! PIN[ 1 ]
           ! ! ! @ REFERENCE_DESIGNATOR := 'R1';
! ! @ PIN_ID := '1';
! ! @ SCHEMATIC_SYM_PIN := ( 38,
! ! @ .FIN PIN[ 1 ];
        a
                                                                           1):
            ! ! PIN[ 2 ]
           ! ! @ REFERENCE_DESIGNATOR := 'IC1';
! ! @ PIN_ID := '8';
! ! @ SCHEMATIC_SYM_PIN := ( 16, 1 );
! ! @ .FIN_PIN[ 2 ];
        (a
            ! !..FIN PINS;
            !..FIN NET[ 3 ];
        0 NET[ 4 ]
```



```
! UNCONNECTED;
          ! PINS
               ! PIN[ 1 ]
              ! @ REFERENCE_DESIGNATOR := 'IC1';
         ! ! @ PIN ID := '2';
! ! @ SCHEMATIC_SYM_PIN := ( 5,
                                                                                       7);
         ! ! @..FIN_PIN[ 1 ];
         ! ! PIN[ 2 ]
! @ ! ! ! @ REFERENCE_DESIGNATOR := 'D1';
! @ ! ! @ PIN_ID := '1';
! @ ! ! @ SCHEMATIC_SYM_PIN := ( 50,
! @ ! ! @..FIN_PIN[2];
! @ ! !..FIN_PINS;
                                                                                    1);
! @ !..FIN NET[ 4 ];
! @..FIN_NETS;
!..FIN_NET_LIST;
PHYSICAL LAYOUT
! COMPONENTS
     @ COMPONENT[ 1 ]
         ! REFERENCE_DESIGNATOR := 'C1';
                                 := COMPONENT_SIDE;
:= 270;
:= ( 24.12992, 39.89904 );
               PLACED;
               LAYER
         ! ROTATION
!
    a
               LOCATION
     (a
               PACKAGE
              ! PINS
              ! @ PIN[ 1 ]
! @ ! NUMBER
! @ ! IDENTIFIER
     a
                                                                     := '1';
        ! ! @ ! IDENTIFIER
! ! @ ! NEEDED
! ! @ ! CONTACTED
! ! @ ! CONTACTED
! ! @ ! LOCATION
! ! @ ! PADSTACK_ID
! ! @ !..FIN PIN[ 1 ];
! ! @ PIN[ 2 ]
! ! @ ! NUMBER
! ! @ ! NUMBER
! ! @ ! NEEDED
! ! @ ! OONTACTED
! ! @ ! CONTACTED
! ! @ ! ROTATION
! ! @ ! LOCATION
! ! @ ! PADSTACK_ID
! ! @ !..FIN_PIN[ 2 ];
! ! @ !..FIN_PIN[ 2 ];
     (a
                                                                 := (0,0);
     @
                                                                   := 'p2443';
     a
     (a
                                                                    := 2;
                                                                    := '2';
:= [ ];
     (a
     a
                                                                     := [ COMPONENT SIDE ];
                                                                 := 180;
:= (6.700001, 0);
:= 'p2443';
     a
        ! ! @..FIN_PINS;
! !..FIN_PACKAGE;
!..FIN_COMPONENT[ 1 ];
     (a
     a
         COMPONENT[ 2 ]
     @
          ! REFERENCE_DESIGNATOR := 'D1';
               PLACED;
                                                   := COMPONENT_SIDE;
:= ( 12.80579, 35.03072 );
     (a
               LAYER
              LOCATION
     a
     (a
         ! PACKAGE
              ! PINS
! @ PIN[ 1 ]
     (a
       ! ! @ PIN[ 1 ]
!! @ ! NUMBER
!! @ ! IDENTIFIER
!! @ ! DENTIFIER
!! @ ! CONTACTED
!! @ ! CONTACTED
!! @ ! PADSTACK ID
!! @ ! PIN[ 2 ]
!! @ ! NUMBER
!! @ ! NUMBER
!! @ ! IDENTIFIER
!! @ ! NEEDED
!! @ ! NEEDED
!! @ ! CONTACTED
!! @ ! CONTACTED
!! @ ! PADSTACK ID
!! @ ! FIN PIN[ 2 ];
!! @ !..FIN PIN[ 2 ];
!! @ !..FIN PINS;
!!..FIN PACKAGE;
                                                                  := 1;
                                                                   := '1';
:= [ ];
:= [ COMPONENT_SIDE ];
     a
     a
                                                                     := (0,0);
                                                                    := 'p1624';
     (a
     (a
                                                                     := '2';
     (a
                                                                    := [ ];
                                                                     := [ COMPONENT_SIDE ];
                                                                   := ( 4.000001, 0 );
:= 'p1624';
     @
     a
     (a
        !..FIN COMPONENT[ 2 ];
         COMPONENT[ 3 ]
         ! REFERENCE_DESIGNATOR := 'DL1';
! PLACED;
     (a
     (a
                                                  := COMPONENT_SIDE;
:= ( 27.19908, 4.23332 );
     @
               LAYER
         ! LOCATION
               PACKAGE
     @
               ! PINS
     (a
             ! @ PIN[ 1 J
! @ ! NUMBER
! @ ! IDENTIFIER
! @ ! NEEDED
     (a
                                                                     := 1;
!
     (a
                                                                     := '1';
     @
             ! @ ! NEEDED
! @ ! CONTACTED
                                                                      := [ ];
                                                                    := [ COMPONENT_SIDE ];
```



```
! ! @ PIN[2]
! ! @ ! NUMBER
! @ ! ! @ PIN[2]
! @ ! ! @ ! NUMBER
! @ ! ! @ ! IDENTIFIER
! @ ! ! @ ! NEEDED
! @ ! ! @ ! CONTACTED
! @ ! ! @ ! LOCATION
! @ ! ! @ ! PADSTACK_ID
! @ ! ! @ ! .FIN_PIN[2];
! @ ! ! @ !.FIN_PINS;
                                                                                     := 2;
                                                                                     := '2';
                                                                                   := [ ];
                                                                                     := [ COMPONENT_SIDE ];
                                                                                   := (2, 0);
:= 'p1015';
           ! !..FIN_PACKAGE;
       @ !..FIN COMPONENT[ 3 ];
       @ COMPONENT[ 4 ]
           ! REFERENCE_DESIGNATOR := 'IC1';
! PLACED;
      (a
       (a
             ! LAYER
                  LAYER
X_MIRROR;
ROTATION
                                                               := SOLDER_SIDE;
       @
                                                                := 320;
:= (15.488, 9.144);
                  ROTATION
LOCATION
       a
      (a
          ! PACKAGE
! ! PINS
! ! @ PIN[ 1 ]
! ! @ ! NUMBER
! ! @ ! IDENTIFIER
! ! @ ! NEEDED
! ! @ ! NEEDED
! ! @ ! CONTACTED
! ! @ ! LOCATION
! ! @ ! PADSTACK_ID
! ! @ !.FIN_PIN[ 1 ];
! ! @ PIN[ 2 ]
            ! PACKAGE
       (a
       @
                                                                                 := 1;
:= '1';
:= [ ];
:= [ SOLDER_SIDE ];
:= ( 0, 0 );
     (a
       a
                                                                                    := 'p025022';
       (a
       a
           ! ! @ ! NUMBER
! ! @ ! IDENTIFIER
                                                                            := 2;
:= '2';
:= [ ];
:= [ SOLDER_SIDE ];
:= ( 0, .5 );
:= 'p02504';
     (a
          ! ! @ ! IDENTIFIER
!! @ ! NEEDED
!! @ ! CONTACTED
!! @ ! LOCATION
!! @ ! PADSTACK_ID
!! @ !..FIN_PIN[2];
!! @ PIN[3]
!! @ PIN[3]
!! @ ! NUMBER
!! @ ! IDENTIFIER
       a
       a
       @
                                                                             := 3;
:= '3';
:= [ ];
:= [ SOLDER_SIDE ];
:= (0, .999999);
:= 'p025022';
       (a
! @ ! ! @ ! NEEDED ! @ ! CONTACTED ! @ ! ! @ ! LOCATION ! @ ! ! @ ! PADSTACK_ID
 ! @ ! ! @ !..FIN_PIN[3];
! @ ! ! @ PIN[4]
! @ ! ! @ PIN[ 4 ]
! @ ! ! @ ! NUMBER
! @ ! ! @ ! IDENTIFIER
! @ ! ! @ ! NEEDED
! @ ! ! @ ! NEEDED
! @ ! ! @ ! LOCATION
! @ ! ! @ ! LOCATION
! @ ! ! @ ! PADSTACK_ID
! @ ! ! @ !...FIN_PIN[ 4 ];
! @ ! ! @ PIN[ 5 ]
                                                                                     := 4;
:= '4';
                                                                            := '4',

:= [ ];

:= [ ];

:= (-4.768372e-07, 1.4');

:= 'p025022';
           ! ! @ ... ]
! ! @ PIN[ 5 ]
! ! @ ! NUMBER
! ! @ ! IDENTIFIER
. ! @ ! NEEDED
                                                                                     := 5;
                                                                             := 5;
:= '5';
:= [ ];
:= [ SOLDER_SIDE ];
:= ( 0, 1.799999 );
          ! ! @ ! NEEDED
!! @ ! CONTACTED
!! @ ! LOCATION
!! @ ! PADSTACK_ID
!! @ !..FIN_PIN[5];
 ! @
       (a
                                                                                   := 'p025022';
     (a
                  ! @ PIN[ 6 ]
          ! ! @ PIN[ 6 ]
! ! @ ! NUMBER
! ! @ ! IDENTIFIER
! ! @ ! NEEDED
! ! @ ! CONTACTED
! ! @ ! LOCATION
! ! @ ! PADSTACK_ID
                                                                              := 6;
:= '6';
:= [ ];
:= [ SOLDER_SIDE ];
:= ( -4.768372e-07, 2.199999 );
:= 'p025022';
       @
       a
     a
```



```
: ( 0, 2.999999 );
! ! @ ! PADSTACK_ID := 'p025022';
! ! @ !..FIN_PIN[ 8 ];
! ! @ ..FIN_DING.
   a
     ! ! @..FIN PINS;
     ! !..FIN_PACKAGE;
   @
     !..FIN COMPONENT[ 4 ];
   (a
     COMPONENT[ 5 ]
     ! REFERENCE_DESIGNATOR := 'R1';
   (a
         PLACED;
   (a
                               := COMPONENT_SIDE;
        LAYER
        ROTATION
                                      180;
                               := ( 18.30911, 4.974151 );
   (a
         LOCATION
   a
         PACKAGE
        ! PINS
! @ PIN[ 1 ]
   (a
        ! @ ! NUMBER
! @ ! IDENTIFIER
                                         := 1;
:= '1';
     ! ! @ ! NEEDED
! ! @ ! CONTACTED
! ! @ ! LOCATION
! ! @ ! PADSTACK_ID
   (a
                                         := [ ];
                                         := [ COMPONENT_SIDE ];
   a
                                          := ( 0, 0 );
                                         := 'p0610a';
        ! @ !..FIN_PIN[ 1 ];
   (a
        ! @ PIN[ 2 ]
     ! ! @ PIN[2]
!! @ ! NUMBER
!! @ ! IDENTIFIER
!! @ ! NEEDED
!! @ ! CONTACTED
!! @ ! CONTACTED
!! @ ! ROTATION
!! @ ! LOCATION
!! @ ! PADSTACK_ID
!! @ !...FIN_PIN[2];
   a
                                         := 2;
                                          := '2';
   (a
   (a
                                         := [ ];
                                        := [ COMPONENT_SIDE ];
:= 180;
                                        := 180;
:= (1.6, 0);
:= 'p0610a';
   a
     ! ! @..FIN PINS;
   @
     ! !..FIN_PACKAGE;
     !..fin_component[ 5 ];
!
  @..FIN COMPONENTS;
  SIGNALS
   @ SIGNAL[ 1 ]
      ! IDENTIFIER
                               := 'NET1';
         TRACES
         ! LAYER
   a
                                    := COMPONENT_SIDE;
           LINE_PEN
   a
                                    := 7;
                                    ! LINE
   @
                                    := COMPONENT_SIDE;
                                   ! LINE
   a
   (a
        ! LAYER
         ! LINE
   (a
            LINE
   a
        ! LAYER
   (a
                                    ! LINE
         ! LAYER
                                    := SOLDER SIDE;
                                    a
   a
                                   LAYER
   (a
           LINE
   (a
         ! LAYER
                                    := SOLDER SIDE;
                                    a
           LINE
   a
                                   ! LAYER
   (a
         ! LINE
                                   a
     ! ! POLYGON
   a
   @
        !..FIN TRACES;
         TEST POINTS
        ! TEST_POINT[ 1 ]
   (a
                                     := SOLDER_SIDE;
   a
        ! @ LAYER
        ! @ LOCATION
! @ NEEDED
                                      := ( 3.598322, 37.46488 );
!
   (a
                                      := [ ];
        ! @ CONTACTED
        ! @ PADSTACK_ID
                                       := [ SOLDER SIDE ];
                                      := 'tptdef';
        ! @..FIN_TEST_POINT[ 1 ];
! TEST_POINT[ 2 ]
! @ LAYER := SOLDER_SIDE;
! @ LOCATION := ( 8 043308 3
1
   a
   @
        ! @ LOCATION
                                      := (8.04\overline{3}308, 38.62905);
```



```
! ! @ NEEDED
! ! @ CONTACTED
! ! @ PADSTACK_ID
! ! @ ..FIN_TEST_POINT[ 2 ];
                                                           := [ SOLDER_SIDE ];
:= 'tptdef';
            ! !..FIN_TEST_POINTS;
          ! VIAS
! ! VIA[ 1 ]
! ! @ LAYER := COMPONENT_SIDE;
! ! @ LOCATION := ( 3.704155, 36.40655 );
! ! @ NEEDED := [ COMPONENT_SIDE,
! ! @ SOLDER_SIDE ];
! ! @ CONTACTED := [ COMPONENT_SIDE,
SOLDER_SIDE ];
               VIAS
               PADSTACK_ID

O..FIN_VIA[1];

VIA[2]
                                                        := 'viadef';
           ! ! @ PADSTACK ID
      := [ COMPONENT_SIDE,
           ! ! @ CONTACTED
   ! @ ! ! @ PADSTACK_ID
! @ ! ! @ ..FIN_VIA[ 2 ];
! @ ! ! ..FIN_VIAC.
                                                                  SOLDER_SIDE ];
                                                         := 'viadef';
   ! @ ! !..FIN_VIAS;
! @ !..FIN_SIGNAL[ 1 ];
! @..FIN_SIGNALS;
   !..FIN PHYSICAL LAYOUT;
!..FIN PC BOARD;
```

The Import from THEDA CAD driver is able to correctly identify and use the following labels (identifiers):

- ◆ UNIT
- **♦ IDENTIFIER**
- **♦ DEVICE ID**
- ♦ PACKAGE\_ID
- ◆ PENS
- ◆ REFERENCE\_DESIGNATOR
- **♦ LAYER**
- ♦ ROTATION
- LOCATION
- ♦ X\_MIRROR
- CONTACTED
- ♦ PADSTACK\_ID
- ♦ LINE\_PEN
- **♦ LINE**
- POLYGON
- **♦ LIBRARY\_IDENTIFIER**
- **♦ UNCONNECTED**
- PIN\_ID

In the next paragraphs, a short description for each label (identifier) is provided.



#### **3.1 UNIT**

The **UNIT** identifier is used to specify the used unit of measurement for coordinates and dimensions.

Valid values are:

- ♦ MM to specify that all the coordinates and dimensions are expressed in millimeters
- INCHES to specify that all the coordinates and dimensions are expressed in inches

The following example shows the syntax used for the **UNIT** identifier:

```
! UNIT := 1 MM;
```

#### 3.2 IDENTIFIER

The **IDENTIFIER** keyword is used to identify an object inside of the section.

The meaning of the keyword changes depending on the section where it is used:

- In the COMPONENT section it identifies the Part Number
   In the PIN section it identifies the Pin Name
   In the SIGNAL and NET section it identifies the Net Name
- Example of **IDENTIFIER** keyword:



#### 3.3 DEVICE\_ID

The **DEVICE\_ID** keyword contains the Device Name of the component.

The following example shows the used syntax for the **DEVICE\_ID** identifier:

## 3.4 PACKAGE\_ID

The PACKAGE\_ID keyword contains the Package Name of the component.

The following example shows the used syntax for the PACKAGE\_ID identifier:

#### **3.5 PENS**

The **PENS** subsection describes the lines width.

This information is used in the TRACES section for tracks width.

Example of **PENS** subsection:



#### 3.6 REFERENCE\_DESIGNATOR

The **REFERENCE\_DESIGNATOR** keyword is used to identify an object inside the section. It is used in the **NET\_LIST** and **PHISYCAL\_LAYOUT** sections; it identifies the Drawing Reference of the component.

Example of **REFERENCE\_DESIGNATOR** keyword:

#### 3.7 LAYER

The LAYER keyword is used to identify a layer of the board.

The meaning of the keyword changes depending on the section where it is used:

- In the COMPONENT and TEST\_POINT section it identifies the Mount side
- In the TRACES section
   it identifies the layer of the track

#### Example of LAYER keyword:



#### 3.8 ROTATION

The **ROTATION** keyword describes the rotation of the component.

Example of **ROTATION** keyword:

#### 3.9 X\_MIRROR

The **X\_MIRROR** keyword indicates if the component is mirrored respect to X axes.

Example of **X\_MIRROR** keyword:

# 3.10 CONTACTED

The **CONTACTED** keyword indicates the access side for each pins of the component.

Example of **CONTACTED** keyword:



## 3.11 LOCATION

The **LOCATION** keyword is used in most sections and it identifies the coordinates of the object. The meaning of the keyword changes depending on the section where it is used:

♦ In the **COMPONENT** section it identifies the barycentre of the component

In the PIN section
 it identifies the coordinates of the pin as to the barycentre of

the component

♦ In the **TEST\_POINT** section it identifies the position of the test point

◆ In the VIA section it identifies the position of the via

#### Example of **LOCATION** keyword:



## 3.12 PADSTACK\_ID

The PADSTACK\_ID keyword indicates the type of pad each pins of the component.

Example of PADSTACK\_ID keyword:

```
! ! @ ! ! @ PIN[ 1 ]

! ! @ ! ! @ ! PADSTACK_ID := 'p0610a';
!! @ ! ! @ PIN[ 2 ];

!! @ ! ! @ PIN[ 2 ];

!! @ ! ! @ PADSTACK_ID := 'p0610a';
!! @ ! ! @ ! ! REST_POINT[ 1 ];

!! @ ! ! TEST_POINT[ 1 ]

!! @ ! ! @ PADSTACK_ID := 'tptdef';
!! @ ! ! @ PADSTACK_ID := 'tptdef';
!! @ ! ! VIA[ 1 ]

!! @ ! ! VIA[ 1 ]

!! @ ! ! @ PADSTACK_ID := 'viadef';
!! @ ! ! @ PADSTACK_ID := 'viadef';
```

# 3.13 LINE\_PEN

The **LINE\_PEN** keyword describes the pen that it is used for drawing the current line.

Example of **LINE\_PEN** keyword:

#### **3.14 LINE**

The **LINE** keyword describes the start coordinates and the end coordinates of the line.

Example of **LINE** keyword:



#### 3.15 POLYGON

The **POLYGON** keyword describes the start coordinates and the end coordinates of a series of lines.

Example of **POLYGON** keyword:

## 3.16 LIBRARY\_IDENTIFIER

The **LIBRARY\_IDENTIFIER** keyword describes the identifier of the Part Number, it is linked with the label **IDENTIFIER** in the **COMPONENTS > COMPONENT [ n ]** section.

Example of LIBRARY\_IDENTIFIER keyword:

#### 3.17 UNCONNECTED

The **UNCONNECTED** keyword indicates which pins are unconnected.

Example of **UNCONNECTED** keyword:

#### 3.18 PIN\_ID

The **PIN\_ID** keyword indicates the Pin Name.

Example of **PIN\_ID** keyword:



# 4. Import setting

# 4.1 Pin function assignment

This assignment table must be filled, in order to correctly execute the CAD file import.

In order to correctly test some polarized devices such as diodes, bipolar transistors, etc., it is basic to identify correctly the pin function (i.e. anode, base, etc.) of each pin.

The fields contained in the table, are described below:

Field	Description
Device Type	Identifies the type of device (example: Resistors, Capacitors, Digital Devices, Diodes etc.).
Pin Function	Function concerning the Pin.
Pin Name	Pin reference.
Cad Pin	Pin reference in Cad file.

# 4.2 Drawing ref. initials/device type assignment

The THEDA file typically contains all information about the devices, such as value, tolerances and type; which are fundamental from the point of view of the test program generation.

The fields contained in the table are described below:

Field	Description
Drawing Reference	Initial letter identifying the <b>Device Type</b> .
Device Type	Identifies the type of device (example: Resistors, Capacitors, Digital Devices, Diodes etc.).
Default Tol+, Tol-	Value and tolerance of the device only if required (as for resistors).

I It could happen that in the CAD file they are missing. For each drawing reference initial, the displayed table enables to define the following data default values:

- ♦ Device type
- Default positive tolerance
- Default negative tolerance

This means that if, for any reason, the CAD file does not contain the information mentioned above, the default values will be used.



# A. Note about the THEDA ASCII text file format

The THEDA CAD-CAE typically runs under Unix operating system and generates its neutral ASCII output file in Unix format.

The Unix ASCII text files use the "0ahex" ASCII character as end of line identifier.

The Windows® (MS-DOS) operating system uses the ASCII "0d<sub>hex</sub>" and "0a<sub>hex</sub>" characters as end of line identifier for ASCII text files.

This means that output ASCII text files may require an ASCII format conversion (from Unix to Windows® format).

This operation can be performed using "WordPad", a standard text file editor.

Open the THEDA ASCII file with this editor and save it, this operation will automatically perform the conversion from ASCII Unix format to ASCII Windows® format.