CadPack

Import from Zuken CR3000

Software tool for import part/net list from Zuken CR3000

Technical Info

Version : 2 Code : 81190420.087



SPEA SpA 16, Via Torino 10088 Volpiano - Italy

Tel.: + 39 011 9825 400 Fax: + 39 011 9825 405 E-mail: <u>info@spea.com</u> Web: <u>www.spea.com</u>



Contents

Intr	oducti	on	II
1.	Zuker	n CR3000 file data	1
	1.1	Part List	2
	1.2	Net List	3
	1.3	Coordinates and access list	4
	1.4	Wiring and Routing list	4
2.	Zukei	n CR3000 file generalities	5
3.	Zuker	n CR3000 file format	6
4.	Impo	rt setting	8
	4.1	Pin function assignment	8
	4.2	Drawing ref. initials/device type assignment	9
5.	Comp	ponent Properties Identification	10
6	Comr	onent properties default value	11



Introduction

CAD files are the base for the automatic generation of test program for InCircuit of any technology.

In order to generate the ICT test program in a short time and without errors, both Bed of Nails and Flying Probe testers require the circuit information available in CAD format.

The Import from Zuken CR3000 software tool converts the board CAD files from Zuken format to SPEA board data format.

Conventions, symbols and abbreviations

In the document, the ① symbol is used to highlight information or notes useful to the reader.

Registered trademarks

SPEA is a registered trademark of SPEA SpA.

All other product and company names are trademarks or trade names of their respective companies.

This manual can be updated in accordance with the evolution of the system and associated software. It may contain preliminary contents or it may not be entirely updated with the latest versions used in the system.

Any remarks on errors and imperfections, or suggestions, can be addressed to:

SPEA SpA

Ufficio Documentazione 16, Via Torino 10088 Volpiano – Italy Tel.: +39 011 9825400 Fax: +39 011 9825405

Email: info@spea.com
Web: www.spea.com



1. Zuken CR3000 file data

With the "Zuken CR3000 CAD files" words we refer to the output information generated by the Zuken CR3000 CAD-CAE programs for the electrical diagrams design and PCB development, used to develop a test application (test program and adapter design).

Information stored in the "Zuken CR3000 CAD files" concern an electronic board and can be used by an appropriate program to generate a test program and its test adapter design (Bed of Nails or list of movements for Flying Probes).

Information can be grouped in 4 different categories and typically concern the printed circuit:

Part List

It is the list of all used devices, it must contain: devices drawing reference, part numbers, value, tolerances, device type, etc.

Net List

It is also called wiring list, containing device interconnection data; basically it is presentation of the electrical diagram.

Coordinate and access list

It is the list containing the devices coordinates, concerning their barycentre and pins.

Wiring and Routing list

It is the list containing the path of the Net tracks in the PCB.

For the import of the information above mentioned SPEA has developed the specific program for the translation, stored in a specified format, to its common data bank called "Board Data". The name of this type of program is "CAD import driver".

For the required information, see the list in the following paragraphs.



1.1 Part List

The Part List is an ASCII text file, containing the list of all the parts used to assemble the board; sometimes it can be called **Bill of Material** (BOM).

In the Part List all information concerning the mounted and not mounted parts must be present. For every part the following information must be defined:

Information	Description	
Drawing Reference	Reference designator (e.g. U10, R105, D23, etc.).	
Part Number	Device code (e.g. 132549.012, C4QW08, 001-58-AA, etc.).	
Value	Device value (e.g. 10KΩ, 10μF, 1mH, etc.).	
Tolerance	Positive and negative device tolerances (e.g. 1%, 5%, etc.).	
Mounting side	The legal values for this item can be: - Top (Component side) - Bottom (Soldering side) - Not mounted Top	
Rotation ¹	- Not mounted Bottom	
	Device mounting rotation angle (e.g. 0°, 180°, etc.).	
Dimensions ¹	Device dimensions.	
Case code 1	Device package (case) code.	

-

¹ Optional data (not yet managed)




1.2 Net List

The Net List is an ASCII text file containing the device interconnection data; it is also called wiring list. This list must contain the interconnection between devices, including pad and via. Basically, it is the representation of the electrical diagrams.

For every net the following information must be defined:

Information	Description	
Net name	Net identifier (e.g. +5V, RESET, A01, etc.).	
Drawing reference	Reference designator of the device connected to the net (e.g. U10, R105, D23, etc.).	
Pin name	Name of the device pin connected to the net (e.g. 1, 15, Anode, K, Negative, etc.).	
Pin access side	Access side for the device pin, legal values are: - Top (Device side access) Bottom (Soldering side access) Not accessible - All (both top and bottom side access)	





1.3 Coordinates and access list

The Coordinates and access list is an ASCII text file containing the devices coordinates concerning their barycentre and pins. Below, the required information:

Information	Description
Drawing Reference	Reference designator of the device connected to the net (e.g. U10, R105, D23, etc.).
Pin name	Name of the device pin connected to the net (e.g. 1, 15, Anode, K, Negative, etc.).
Pin X position	Pin X-coordinate.
Pin Y position	Pin Y-coordinate.
X barycentre ¹	Device X barycentre.
Y barycentre ¹	Device Y barycentre.


1.4 Wiring and Routing list

The Wiring and Routing list is an ASCII text file that contains all the coordinates of the Net tracks on the PCB and the link with the Net List. So the path of each net on the PCB is described in this file.

For every net the following information must be defined:

Information	Description
Net name	Net identifier (e.g. +5V, RESET, A01, etc.).
X Start	Track segment start X-coordinate.
Y Start	Track segment start Y-coordinate.
X End	Track segment end X-coordinate.
Y End	Track segment end Y-coordinate.
Width	Net segment thickness.
Layer	Layer the segment belongs to.

Example:



¹ Optional data



2. Zuken CR3000 file generalities

The Zuken required file is: <FileName>.CCF

<FileName>.UDF <FileName>.WDF

Containing the Part list, the Net list, the Pins and Vias coordinates and net routings.

The SPEA system is based on a PC platform operating in MS-Windows environment.

The files need to be stored into a directory defined by the user.

The SPEA Import from Zuken software tool can retrieve the Gencad file from each defined disk and directory.



3. Zuken CR3000 file format

The Zuken files listed below are significant examples of the format that the file must have to be converted in SPEA format.

Demo.CCF

(i) Note: This file contains the Part list and the Net list.

```
$CCF {
        DEFINITION {
                  RSC1206-22J: R37;
                                                                                 Drawing reference
                   RSC2010-3K3J: R24;
                   RSC1206-1KJ: R39:
                   RSC1206-2R2J: R52;
                   CHP4003: D9:
                  LL4148: D6, D11, D13, D12, D8, D7, D10;
                                                                                 Part number. It is composed by
                   RSC1206-4K7J: R14, R38, R41, R3, R4;
                                                                                 Package name - Value
                   RSC1206-68KJ: R36;
                   RSC1206-22KJ: R35, R49, R2, R1;
                  BC847B: T2:
                   BC857B: T3;
        NET {
                   DATA_1: R45(1), C27(1), R40(2), C26(2);
                                                                                 Net name
                   FL: R45(2), D19(2), C36(1), C35(1), T6(1), L4(2), TR1(6);
                   &N299: CN1(2), L1(3), BP1(1);
                   &N382: CN1(6), C12(1);
                   &N465: C3(1), TP26(1), R1(2);
                                                                                 Net list
        POWER {
                   +3V: L3(2), CN1(4), OUT1(2), R19(1), R13(1), R11(1), T3(2), R15(1)
                         R32(1), D12(2), R9(1), C10(1), C9(1), L2(2), L2(4);
                   VCC: U2(14), DZ1(1), R11(2), C11(1);
        GROUND {
                   GND: U4(7), C32(2), C18(2), C22(2), C27(2), C36(2), DZ1(2), C23(2)
                       , C16(2), C31(2), C19(2), C35(2), C13(2), CN1(3), CN1(5), C7(2)
                       , OUT1(3), GND(1), R33(2), R20(2), R25(2), C17(2), R18(2), R14(2)
                       , R16(2), R54(2), T5(2), R44(2), C20(2), C11(2), C41(2), T6(3);
```

Demo.UDF

(i) Note: This file contains the Pins coordinates.

```
$UDF {
    CMP
        REC_HEADR: U4: 3599: 0.00000: 1.00000: 575.00000,
                                                                          Drawing reference
            1675.00000 : SOLDER , PLACED , SYMBOL , BREAK : : MODULE : : "PHYS00599" : ;
        TERM ( 1 ) : : 20 : SURF : 675.00000 , 1825.00000 : ;
                                                                          Pin number
        TERM ( 2 ) : : 20 : SURF : 675.00000 , 1775.00000 : ;
        TERM ( 3 ) : : 20 : SURF : 675.00000 , 1725.00000
                        20 : SURF :
        TERM ( 4 ) : :
                                     675.00000 , 1675.00000
        TERM ( 5 ) : : 20 : SURF : 675.00000 , 1625.00000 :
        TERM ( 6 ) : : 20 : SURF :
                                     675.00000 , 1575.00000 :
        TERM ( 7 ) : : 20 : SURF : 675.00000 , 1525.00000 : ;
                                                                          SMD identifier. SURF = SMD
                                                                                       VIA = Through Hole
        TERM ( 8 ) : : 20 : SURF : 475.00000 , 1525.00000 : ;
        TERM ( 9 ) : : 20 : SURF : 475.00000 , 1575.00000 :
        TERM ( 10 ) : : 20 : SURF : 475.00000 , 1625.00000 : ;
```



```
TERM ( 11 ) : : 20 : SURF : 475.00000 , 1675.00000 :
     TERM ( 12 ) : : 20 : SURF : 475.00000 , 1725.00000 : ;
TERM ( 13 ) : : 20 : SURF : 475.00000 , 1775.00000 : ;
TERM ( 14 ) : : 20 : SURF : 475.00000 , 1825.00000 : ;
CMP {
     REC_HEADR: C20 ( C30 ): 4900: 0.00000: 1.00000: 1125.00000
          , 1325.00000`: SOLDER , PLACED , SYMBOL , BREAK : :
                                                                                            Mounting side identifier.
                                                                                            The default is TOP.
                                                                                            SOLDER = Bottom
           MODULE: : "PHYS89902": ;
     TERM ( 1 ) : : 20 : SURF : 1125.00000 , 1387.99219 : ;
     TERM ( 2 ) : : 20 : SURF : 1125.00000 , 1262.00781 : ;
CMP {
     REC_HEADR : C18 ( C28 ) : 9700 : 0.00000 : 1.00000 : 875.00000 , 1600.00000 : PLACED , SYMBOL , BREAK , CHANGED : :
           MODULE: " PHYS99720":
     TERM ( 1 ) : : 0 : VI A : 875.00000 , 1700.00000 : ; TERM ( 2 ) : : 0 : VI A : 875.00000 , 1500.00000 : ;
                                                                                            Pin X,Y coordinates
```

Demo.WDF

(i) Note: This file contains the Vias coordinates and the net routings

```
NFT {
    NET_HEADER: DATA_1: ;
                                                                          Net name
    VI A: : 24824: 2475.00000 , 2175.00000: 1: 6: 41: 1: Via identifier and Via coordinates
    LIN: : 24992 : 24720 , 24824 : 6 : 3 ;
        1 : : : 13( 20.00000 ) : 2425.00000 , 2250.00000 ; 2 : : : 13( 20.00000 ) : 2425.00000 , 2225.00000 ; 3 : : : 13( 20.00000 ) : 2475.00000 , 2175.00000 ;
    LIN: : 25200 : 24888 , 24940 : 6 : 3 ;
                                                                          Net route segment identifier
        1 : : : 13( 20.00000 ) : 2200.00000 , 950.00000 ;
2 : : : 13( 20.00000 ) : 2325.00000 , 1075.00000 ;
         3 : : : 13( 20.00000 ) : 2325.00000 , 1150.00000 ;
    LIN: : 25408: 24772, 24940: 6: 3;
                                                                          Layer number
                : 13( 20.00000 ) : 2375.00000 , 1250.00000 ;
         2 : : 13( 20.00000 ) : 2375.00000 , 1200.00000 ;
                                                                          Segment width
         3 : : 13( 20.00000 ) : 2325.00000 , 1150.00000 ;
    LIN: : 25616: 24940, 24824: 1:5;
         1 : : 13( 20.00000 ) : 2325.00000 , 1150.00000 ;
         2 : : 13( 20.00000 ) : 2325.00000 , 1275.00000 ;
         3 : : 13( 20.00000 ) : 2475.00000 , 1425.00000 ;
                                                                          Segment X,Y coordinates
         4 : : 13( 20.00000 ) : 2474.99976 , 1650.00024 ;
             : : 13( 20.00000 ) : 2475.00000 , 2175.00000 ;
```



4. Import setting

4.1 Pin function assignment

This assignment table must be filled in order to execute correctly the CAD file import.

In order to correctly test some polarized devices such as diodes, bipolar transistors, etc., it is basic to correctly identify the pin function (i.e. anode, base, etc.) of each pin.

The fields contained in the table are described below:

Field	Description
Device Type	Identifies the type of device (example: Resistors, Capacitors, Digital Devices, Diodes etc.).
Pin Function	Function concerning the Pin.
Pin Name	Pin reference.
Cad Pin	Pin reference in Cad file.



4.2 Drawing ref. initials/device type assignment

The Zuken file typically contains all information about the devices, such as value, tolerances and type; which are fundamental from point of view of the test program generation.

The fields contained in the table are described below:

Field	Description
Drawing Reference	Initial letter identifying the Device Type .
Device Type	Identifies the type of device (example: Resistors, Capacitors, Digital Devices, Diodes etc.).
Default Tol+, Tol-	Value and tolerance of the device only if required (as for resistors).

It could happen that in the CAD file they are missing. For each drawing reference initial, the displayed table enables to define the following data default values:

- Device type
- Default positive tolerance
- Default negative tolerance

This means that if, for any reason, the CAD file does not contain the information mentioned above, the default values will be used.



5. Component Properties Identification

The ATPG Software of the SPEA Systems requires to identify the following data for each component:

Passive Components:

- **♦** Component Family
- ♦ Part Number
- **♦** Component Value
- ♦ Tolerance + and -

Other Components:

- ♦ Component Family
- Part Number
- Device Name (commercial name)

The **Component Family** is not specified in the Part List file so it is required to fill a table containing the assignment between Drawing Reference initials and Component Family and the CAD Type before executing the import process.

The table contains also the default tolerance for the specified family of the components.

Example:

Device Type	Prefix	Default Tol+	Default Tol-
Capacitor	С	20	20
Resistor	R	10	10
Connector	J		
Digital IC	IC		

For polarized components such as diodes, it is important to identify the pin function (ex. Anode) of each pin.

Before running the import it is required to edit the pin Id/pin function table.

Example:

Device Type	Pin Function	Pin Id
Diode	Anode	ANOTHER
Diode	Cathode	CATHODE
Polarized Capacitor	Positive	PLUS
Polarized Capacitor	Negative	MINUS



6. Component properties default value

The SPEA Import software automatically assigns a default value if all component properties or part of them are not available in the CAD file.

In this case a further manual ending can be executed to perform the required modifications by using the Board Data editor.

The default values are shown in the following table:

Property	Default Value
Component Family	Not identified
Value of component	0
Tolerance	0
Device Name	None