# ECE532S Digital Systems Design

Tutorial 3 - Adding Memory to the Microblaze Project

Last Updated: Jan, 2021

In this tutorial, we build a MicroBlaze-based system similar to the one built in the previous tutorial, but we also include a connection from the processor to some additional memory (separate from the program memory instantiated by the  $automated\ block\ connection$ ). In the previous design, the MicroBlaze was connected to a program and data Block RAM (BRAM) through the  $Local\ Memory\ Bus$  connection interface standard. This connection allows for fast access to BRAM memory from the MicroBlaze, but this memory is not shareable with other cores in our system. If we'd like to have a memory that is accessible from the MicroBlaze and some other core in our system, we usually rely on the AXI connection interface standard. The AXI standard explicitly allows multiple masters (devices that can issue read and write requests) and is commonly used in industry.

For this tutorial, we will show how to connect a microblaze to an AXI-based memory. In the first part of the tutorial, this memory will take the form of a BRAM, which recall from the previous tutorial is an SRAM-based memory available within the logic of the FPGA. Next, we will replace this BRAM memory with an AXI-based memory controller that can connect to the DDR memory on the Nexsys board (a 128 MB Micron MT47H64M16HR-25 DDR2 module). DDR memory has the advantage of offering larger storage size, though with the downside of longer access latency and less predictable bandwidth. Controllers that access DDR memory can also assert back pressure, which is a way of saying that it can stall masters from issuing new requests until it is ready to receive them; if your design needs to read/write every cycle, BRAMs should be used. Despite the downsides of DDR memory vs. SRAM-based memories, we often have to use DDR memory since the BRAM storage on an FPGA is limited. Make sure to consider these pros/cons when choosing what memory to use in your system.

## 1 Installing the Digilent Board Files

In previous tutorials, we created a project using constraints files to specify how signals within our design are to connect to the pins of the FPGA. For this tutorial, we will be using a *Board File* instead. Board Files contain these pin constraints, but also configuration details for the DDR memory. The Xilinx memory controller, called the *memory interface generator* (or MIG for short) is highly configurable and requires detailed information about the memory to function correctly. Rather than enter all of these configuration details by hand, we use a *Board File* provided by Digilent that has all these configuration settings saved.

The Digilent board files are not shipped with the default Xilinx install, so we need to download the board files and add them to your Xilinx install. Note, this is only possible if you have write access to the Xilinx install directory, steps to add the board files using the TCL console will be covered later. Download the source files from the Digilent github repo: www.github.com/digilent/vivado-boards/archive/master.zip. Open the zip file and navigate to the new/board\_files directory. Extract the contents of this directory to the following folder:

We've now added all of the Digilent board files to the Vivado install. Note, alternatively you can simply add the nexsys4\_ddr directory, as this corresponds to the Nesys 4 DDR board (the nexsys\_video corresponds to the Nexsys Video board which you may want to use for the project). The zip file provided with this tutorial contains these two board files in case the github link is unavailable, though they may be out of date.

Invoke the Vivado IDE to start creating a new project. Once Vivado opens, but before starting the *Create New Project* wizard, we can use the TCL Console to add board files too. This TCL method works regardless of where the board files are stored, so it can be used if you do not have write access to the Vivado install directory (e.g. the DESL machines); if you have write access to the Xilinx install directory, the previously described steps should be followed to install the board files. To do so, Open the TCL Console at the bottom of the Vivado interface (see Figure 1). The following TCL will add the board files to Vivado:

### set\_param board.repoPaths <path to extracted board files>/board\_files/

This will add the board files to the current instance of Vivado; you may have to repeat this step each time you run Vivado.




Figure 1: The TCL Console within the Vivado opening window

## 2 Creating a Vivado Project Using a Board File

From the Getting Started page, select Create Project. In the Project Name dialog box, type the project name and location; make sure to choose a directory to which you extracted the contents of the provided zip file for this tutorial. In the Project Type dialog box, select RTL Project. In the Add Sources dialog box, ensure that the Target language is set to Verilog; we don't have any source to add to this project. We don't have anything to add in the Add Constrains and Add Existing IP dialog box, since we are using a board file instead of a constraints file. Note, it is possible to use both a board file and a constraints file in the same project; details will be provided later in the tutorial. In the Default Part dialog box, switch to the Boards selection option at the top to choose from the installed board files. From the Vendor drop-down menu, select digilentinc.com, and then select the Nexsys4 DDR option in the list (see Figure 2 for reference). Click Next and then click Finish to finish creating the project.




Figure 2: The board selection dialog window

Follow the instructions from tutorial 2 to create a new *Block Diagram* within your new Vivado project. In the block design editor, you should notice a new *Board* tab within the sources window, as per Figure 3. This tab lists all of the interfaces defined within the board file. To connect something to one of these interfaces, double click the interface and select from the list of cores capable of connecting to that interface. While this way of connecting to the interfaces defined in the board file does work, it is more common to instantiate the core itself first, and then indicate that the core should be connected to the interface; we'll show how to do this later in the tutorial. If you don't know which cores are capable of connecting to the interfaces you'd like to use, this is a good way to find out. once an interface is connected, the icon beside the interface changes from unconnected ( $\bullet$ ) to connected ( $\bullet$ ). If you think a signal should be connected but your project doesn't seem to be working, you can check this *Board* tab to ensure the signal is being connected correctly.

## 3 Recreating the Simple MicroBlaze Project

We need to create the simple MicroBlaze project from tutorial 2 again, but there are some differences now that we are using a board file. Add the *MicroBlaze* IP and click **Run Block Automation**, as we did in tutorial 2. Set the *Local memory* to **32KB**, check the **Interupt Controller** option, and select the *Clock Connection* option of **New Clocking Wizard (100 Mhz)**. Click **OK**.

As with tutorial 2, we need to setup the *Clocking Wizard* configuration to connect to the Nexsys board's clock pin. **Double click** the *Clocking Wizard* to configure this core. You should notice




Figure 3: The Board tab within the Block Design editor window

a new tab called *Board*; this tab allows you to connect the pins of this core to any compatible pins defined in the board file. For the input labelled *CLK\_IN1*, use the drop-down menu to select **sys\_clock**. This will automatically connect that pin of the Clock Wizard core to the *sys\_clock* pin defined in the board file. For the input labelled *EXT\_RESET\_IN*, use the drop-down menu to select the **reset** pin. See Figure 4 for reference. If you go to the second tab of the configuration window, you should notice that Vivado automatically changed *clk\_in1* to be a *Single ended clock capable pin*, which we had to do manually in tutorial 2. In the *Output Clocks* tab, the *Reset Type* still needs to be modified to **Active Low**, since this is an output of the core and not specified by the board file (i.e. this is a user decision). Click **OK**.




Figure 4: Clocking Wizard configuration dialog to select board file signals

As with tutorial 2, the last step we need to do in order to make this a fully functional system is to connect the clock and reset signals to external ports. To do this, we'll use Connection Automation again ( \*\*Designer Assistance available. Run Connection Automation\*\*). In the left pane, we see the clock and reset signals of the Clock Wizard, and the ext\_reset\_in signal of the Processor System Reset core. For each signal, there should be a drop down menu to select from compatible board file signals to connect to. In our case, each of these signals will have one option. Select the sys\_clock signal for the clock input and the reset signal for each of the reset inputs. Note that we don't have to indicate that the reset is Active Low as we did in tutorial 2, since the board file has this information. Remember to actually tick the checkbox beside all the signals for which you want connection automation to run. See Figure 5 for reference. Clikc OK. We should now have a fully connected design.




Figure 5: Connection automation for the clocking wizard

Note, if you wanted to synthesize the design as is, you would need to connect something to the inputs of the *Concat* block, otherwise you will get an error. A block that is commonly used to tie off unconnected signals is the the *Constant* block, which simply has an output that is some constant value. We will be adding the UART core to use the interrupt, so there is no need for us to tie this signal to a constant value at this time.

To add the AXI Uartlite peripheral to our project, **Right click** anywhere in the block diagram, select **Add IP** and search for and select the AXI Uartlite. Connect the **interrupt** signal of the AXI Uartlite to the **In0** signal of *Concat*, and configure the *Concat* core such that it has no unconnected inputs (as in tutorial 2). Run *Connection Automation* again to handle the remaining Uartlite signals. In the *Connection Automation* window, select to run *Connection Automation* for all signals by selecting all the check boxes in the left pane. Click the *uart* signal specifically to see that the board signal for the *usb\_uart* is automatically selected for that connection; if it is not, select it from the drop-down menu. See Figure 6 for reference.




Figure 6: Connection automation for the uartlite

## 4 Adding an AXI BRAM Controller

To add an AXI BRAM to the MicroBlaze project, **right click** anywhere in the block diagram, select **Add IP** and search for and select the *AXI BRAM Controller*. Modify the configuration of the BRAM controller by **double clicking** it to bring up the configuration window. We want to change the number of output BRAM interfaces to one, since we only need to interface with a single BRAM (See Figure 7 for reference). We can now run *Connection Automation* again to finish the connectivity for the newly added BRAM. In the *Connection Automation* window, select the check box to enable connection automation for all connections. Click on the *BRAM\_PORTA* signal, and select **New Blk\_Mem\_Gen** in the *Blk\_Mem\_Gen* pull-down menu. This will instruct *Connection Automation* to create a new BRAM to connect the BRAM controller to. Alternatively, you could have created a *Block Memory Generator* core before running *Connection Automation*. See Figure 8 for reference.

By default, the generated BRAM is created with a size of 8KB. To increase the size of the BRAM open the *Address Editor* view and expand the *Data* section of the *microblaze\_0* core (or whatever you happen to call your MicroBlaze instance). You can change the *Range* pull-down menu for the  $axi\_bram\_ctrl\_0$  entry to the size you'd like your BRAM to be. When the block diagram is synthesized, this *Range* parameter is propagated to the BRAM core and the size is set automatically. Increase the size to 16K, see Figure 9 for details.

Follow the steps for tutorial 2 to validate the block diagram, generate an HDL wrapper, and synthesize, implement, and generate the bitstream for the design. Note, we don't need to check that the signal names in our wrapper match the names in our constraints file, since we don't have a constraints file. If, in a future project, you choose to connect some signals using the board file and some using a constraints file, you would need to check the top-level names of only those signals whose connections are not determined in the board files. Once the bitstream generation is complete,




Figure 7: Configuration window for the AXI BRAM Controller




Figure 8: Connection automation for the AXI BRAM Controller




Figure 9: Address Editor with Range field modified

export the hardware and **Launch SDK** in order to test the system with software. When *Vivado SDK* launches, create a *Hello World* template program. Open the *helloworld.c* source file and modify it's contents to that of Figure 10. For more details on these steps, refer to tutorial 2.

The application simply writes to the BRAM memory with increasing values and then reads back the values to make sure the writes were performed correctly. Note, the macro:

#### XPAR\_AXI\_BRAM\_CTRL\_O\_S\_AXI\_BASEADDR

is defined automatically in the file *xparameters.h*, though make sure to check that file to ensure the macro has the same name. This program also uses the function  $xil\_printf$ , which is a Xilinx version of the printf function. The  $xil\_printf$  function has smaller memory footprint than the actual printf function, though it doesn't support floating point numbers. In some cases, applications we develop will be too large to fit into the instruction memory created when you ran *Block Automation* to create your MicroBlaze project (if you want to use the full printf function for example). In this case, we'll need to change the linker script in order to direct the assembler to store the code in a different memory. Now that we've added a memory, we can demonstrate that feature.

Right Click on your project name in the left pane and select Generate Linker Script; the window that appears is shown in Figure 11. On the left side is listed the various memories connected to your MicroBlaze, and on the right side we see the various parts of the program that we can assign to be stored in particular memory devices. Select the drop-down menu labelled *Place Data Sections in* and note that we have the BRAM controller listed here. If you select the drop-down menu labelled *Place Code Sections in*, you won't see the BRAM controller. This is because the BRAM Controller is only connected to the Data AXI interface in our original project, so the instruction port of the MicroBlaze cannot access our BRAM. We don't need to change the linker script at this time, so simply press Cancel. These steps were simply to show you how you would move sections of the program to different memories for future projects. Note, the *Heap* is used for dynamic memory allocation, so if some program you are writing is running out of working memory, moving the heap to a larger memory should alleviate this problem.

Generate a Run Configuration, connect to the UART Terminal, and then run the program on the Nexsys board, based on the instructions from tutorial 2. Verify that we see the expected output. Next, create a Debug Configuration and run the application in debug mode, again based on the instruction from tutorial 2. Select **Yes** when it asks you to change to the Debug perspective. Recall from tutorial 2 that this debug console implements the debug features of the gdb debugger.

```
#include <stdio.h>
     #include "platform.h"
2
     #include "xil_printf.h"
3
     #include "xparameters.h"
4
     #define MEMSIZE 16
6
     volatile unsigned int* membase = (unsigned int*) XPAR_AXI_BRAM_CTRL_O_S_AXI_BASEADDR;
     int main()
9
     {
10
         int i, val, err = 0;
11
12
         init_platform();
13
14
         print("Writing to Memory\n\r");
15
         for(i = 0; i < MEMSIZE; i++)</pre>
16
         {
17
              *(membase+i) = i+1;
18
19
20
         print("Reading from Memory\n\r");
21
         for(i = 0; i < MEMSIZE; i++)</pre>
22
23
             val = *(membase+i);
24
25
             if(val != i+1)
26
27
                  xil_printf("Error: at addr \%x, read \%d but expected \%d\n\r", membase+i, val, i+1);
28
                  err = 1;
29
30
         }
31
32
         if(!err)
33
         {
34
             print("No errors encountered\n\r");
         }
36
         cleanup_platform();
         return 0;
    }
40
```

Figure 10: Modified Hello World application using BRAM memory

In regards to memory, one useful debug feature is the ability to add a memory monitor. Click on the memory tab in the lower right corner of the *Debug perspective*. If the memory tab isn't visible, go to **Window**  $\rightarrow$  **Show View**  $\rightarrow$  **Memory** to open the view. In the memory pane, click the + sign to add a *Memory Monitor*. In the dialog box that comes up, enter **membase** and press




Figure 11: Generate Linker Script dialog

**OK** (see Figure 12 for reference). Now add some breakpoints to the code and run the program to watch the memory change as the writes to *membase* are encountered in the code. This is a useful way to examine the contents of memory to debug your code.




Figure 12: Adding a memory monitor in the GDB debug view

# 5 Adding an AXI DDR Controller

We want to replace the AXI BRAM controller we added to the project with an AXI DDR controller, to allow us to access the DDR memory on the Nexsys board. Close the Vivado SDK and reopen the block diagram containing your MicroBlaze project. Delete the AXI BRAM Controller and the Block Memory Generator from the design. On the AXI Interconnect IP, find the connection which used to connect to the BRAM Controller, it should be the only unconnected port (at the time of writing this tutorial, it was generally port M02). For that port, find the corresponding ACLK and ARESETN signals (e.g. M02\_ACLK and M02\_ARESETN) and disconnect them. To disconnect a pin Right Click on the pin and select Disconnect Pin.

Right Click anywhere in the diagram and select Add IP. Search for the Memory Interface Generator (MIG) peripheral and add that core to your project. Press Run Block Automation and select to run Block Automation on the mig\_ 7series\_ 0 core that was just added to your project. Error [BD 41-1273] may appear during automation, but can be safely ignored. The block automation used the data in the board file to set the configuration details for the memory controller. If you open the configuration window for the MIG (by double-clicking) and step through the panes of the configuration, you'll note that there are a lot of configuration options for the memory controller. In fact, the MIG even requires all the pin locations to be entered by hand. Using the board file saves us this hassle. Make sure not to change any of the settings while you look at the configuration panes of the MIG. Click Cancel.

Before running Connection Automation, we must generate an appropriate clock for the MIG. **Double-click** the Clocking Wizard IP you created earlier in the tutorial and navigate to the Output Clocks tab. Check the box next to **clk\_out2** and enter a Requested frequency of 200; this will generate a second output clock from the Clock Wizard running at 200MHz. See Figure 13.




Figure 13: Clocking Wizard configuration dialog while adding second output clock

To connect the *MIG* to the MicroBlaze, click **Run Connection Automation**. Select all of the check-boxes for the *MIG* signals except for the *sys\_clk\_i* signal; we must connect that signal manually. Click **OK**. Once the connection automation has finished, manually connect the *sys\_clk\_i* signal to the *clk\_out2* signal we just added to the *Clocking Wizard*. Open the *Address Editor* and examine the newly added entry for the *MIG*; the *MIG* has been allocated a memory space of size 128M, which corresponds to the size of the DDR chip connected to the FPGA.

The Connection Automation tool sometimes misconnects the clock and reset signal for the MIG in this version of Vivado. On your Block Diagram verify that the ACLK signal used by the AXI Interconnect to communicate with the MIG is connected to the MIG's ui clk signal, and that the

ARESETN signal used by the AXI Interconnect to communicate with the MIG is connected to the peripheral\_aresetn signal on the newly-generated rst\_mig\_7series block (see Figure 14 below for correct connections). Finally, select the **DDR2** bus on the memory controller, **Right Click** and select **Make External**, to propagate these signals to the pins of the FPGA.




Figure 14: ACLK and ARESETN Wiring for AXI Interconnect's M02 Connection to MIG

As a final step, we'll modify the MicroBlaze such that the instruction port of the processor can access the AXI interface as well. Note, our program from earlier was small enough to fit in the BRAM, but we include these steps here as they may be useful for future projects in which the application cannot fit in the BRAM. **Double Click** the MicroBlaze to bring up its configuration window. Advance to the fourth page and select **Enable Peripheral AXI Instruction Interface** (see Figure 15 for reference). Press **OK** to enact the change. You'll notice that a second AXI port appeared on the MicroBlaze processor. To connect this port, run **Connection Automation** once again. The AXI Interconnect will be automatically modified to include 2 AXI master ports, with both the data and instruction port from the MicroBlaze connected.

Now that we've added the MIG and reconfigured the MicroBlaze, validate the deign and then synthesize, implement, and generate the bitstream for the project. Once the project is done building, export the hardware and launch the **Vivado SDK**. See tutorial 2 for details. Once the *Vivado SDK* window comes up, open the helloworld example that we created earlier and change the contents of the *helloworld.c* file to reflect the changes in Figure 16. The primary change made is the updating of line 7 with the base address of the *MIG*:

## XPAR\_MIG\_7SERIES\_0\_BASEADDR

This macro is now defined in the *xparameter.h* file of the *board support package*, which was updated when we reexported the hardware for our newly updated bitstream. **Run** the *Run Configuration* that we already created earlier in the tutorial and observe the output printed to the console (make sure to connect to the UART device from the SDK Terminal tab first). We should see the output *No errors encountered*. Also, rerun the *Debug Configuration* and verify that you can add a *Memory* 




Figure 15: Reconfiguring the MicroBlaze to support AXI for instructions

Monitor for ddr based memories as well. Add a Memory Monitor for address membase, add a breakpoint right before the write to membase, and then step through the program to see the memory change one entry at a time. Close the Debug view.

As a final exercise, bring up the Generate Linker Script window again (**Right Click** on your project name in the left pane and select **Generate Linker Script**). If you look at the drop down menus for the Code and Data sections, you should now see the MIG listed as an option. If you had an application that didn't fit in the BRAM, here is where you would change the linker to instruct it to store the program in the DDR.; this may be useful in future projects.

## 6 Summary

MicroBlaze systems often need to connect to memories other than the primary data and instruction memory created by the *Block Automation* tool. Vivado has AXI-based controllers for both the BRAM memory within the FPGA and the DDR memories often connected to the pins of the FPGA. The MicroBlaze project was augmented with both of these types of memories, and the application modified to read/write to these memories. The use of *board files* greatly eased this process, as it included both the pin constraints for all external pins we needed to use, removing the need for an *xdc* file, and the configuration details for the DDR2 memory.

```
#include <stdio.h>
    #include "platform.h"
2
    #include "xil_printf.h"
    #include "xparameters.h"
    #define MEMSIZE 16
6
    volatile unsigned int* membase = (unsigned int*) XPAR_MIG_7SERIES_0_BASEADDR;
    int main()
9
    {
10
        int i, val, err = 0;
11
12
        init_platform();
13
14
        print("Writing to Memory\n\r");
15
        for(i = 0; i < MEMSIZE; i++)</pre>
16
17
            *(membase +i) = i+1;
18
        }
19
20
        print("Reading from Memory\n\r");
21
        for(i = 0; i < MEMSIZE; i++)</pre>
22
        {
23
            val = *(membase+i);
24
25
            if(val != i+1)
26
            {
27
               28
                err = 1;
29
            }
30
        }
31
32
        if(!err)
33
34
            print("No errors encountered\n\r");
35
        }
36
37
        cleanup_platform();
38
        return 0;
39
40
    }
```

Figure 16: Modified Hello World application using DDR memory