


Berkay İPEK

EE446 -2304814


Laboratory Work 2 - Arithmetic Logic Processor Design

### Datapath




• ALU Cntrl == 010 Therefore it is not a control signal.

When




• ALUcntrl, now, is a control signal. Since it will operate for different operations.



• For multiplication, I used (modified) booth's algorithm.

• For load op -



• I added  $ACC \leftarrow ACC + 0$  state because

• After load operation, when MUL is desired (assume  $R0 = BR, R1 = QR$ ). Qsrc will

be selected as 0, so R1 register will get QR. ACC will be reseted, and also SC will be cleared. (I used counter as shift register)

• Furthermore,  $(\bar{BR} + 1)$  will be calculated in this step. Since  $R0$  has value of  $BR$ , just  $R1 \leftarrow 0000 - R0$  operation will provide us loading  $R1 \leftarrow \bar{BR} + 1$

• According to  $Q_n$  and  $Q_{n+1}$  input, controller will decide ALUsrc B. (To add  $BR$ , choose  $R0$  and to add  $\bar{BR} + 1$ , choose  $R1$ .)

(If nothing then ALUsrcB will select 0) Then, do add operation and store it to ACC. While doing this step, Q should remain its content. Therefore, Qsrc will be 1 (which mean load itself.)


• To do ash, AC will be shifted to right, (shift input is its signed bit)

The last bit of ACC is the input of  $Q_n$ .  $Q_{n+1}$

• SC => I used shift register, at the beginning, it is reseted, then "1" bit will be inserted from left input. This shift operation will be done in any cycle. Therefore, for each bit size, shifting will be done twice. That means, SC should 2w bit size so that we can understand operation is done. (In original,  $SC = 0$ )


• when everything is finished,  $R1 \leftarrow ACC$  &  $R0 \leftarrow Q + 0$  operate will be done

**Q5)**





**Q6)**

See bdf file in code zip also.




## Controller Design



Q3)

(WAIT STATE)



011  $\leftarrow$  Empty (division)  
100

ALUctrl  $\leftarrow$  100  
Rrst  $\leftarrow$  1


101

ALUctrl  $\leftarrow$  101  
Rrst  $\leftarrow$  1

110

ALUctrl  $\leftarrow$  110  
Rrst  $\leftarrow$  1

111  
ALUctrl  $\leftarrow$  011  
Rrst  $\leftarrow$  1




Q6)

- Except Multi  $\Rightarrow$  At the end of first cycle.
- Multi  $\Rightarrow$  10 cycles regardless of Qn+1 conditions.  
However, it is only for 4 bits inputs.


Q7)

- For clear  $\Rightarrow$  1 state
  - For Load  $\Rightarrow$  1 state
  - For MULT  $\Rightarrow$  4 states  
(Comp)
  - For wait  $\Rightarrow$  1 state
- $\frac{+}{7 \text{ states}}$
- If OP changed, my design would remain same, as if it enters "st3", "st4", it will remain there until result is calculated.


## SIMULATION RESULT




After multiplying 4 and 6, Result is in {R1,R0} = 00011000 =  $(24)_{10}$




After multiplying  $-3$  ( $1101$ ) and  $-2$  ( $1110$ ), Result is in  $\{R1, R0\} = 00000110 = (6)_{10}$



After multiplying  $-3$  ( $1101$ ) and  $2$  ( $0010$ ), Result is in  $\{R1, R0\} = 11111010 = (-6)_{10}$



After adding 2 (0010) and 5(0101), Result is in R0 = 0111 =  $(7)_{10}$



After adding 3 (0011) and 7(0111), Result is in R0 =1010 = (-6)<sub>10</sub> with an ERROR SIGNAL.