Berkay İPEK

EE446 -2304814

Laboratory Work 3 - Single Cycle Processor Design

Contents

1.2.1 Datapath Design (40% Credits)	3
1. (30% Credits) For the instructions in the CPU that you are going to design, list all the steps that are needed for the execution of each instruction. While adding each instruction show all of the changes in the connections of the data path	h
2. (5% Credits) State the control signal inputs of your overall design. Draw a black box diagram of your architecture by indicating the input and outputs.	
3. (5% Credits) Implement your datapath design in Schematic Editor of Quartus	10
1.2.2 Controller Design (60% Credits)	13
1. (5% Credits) Draw the controller unit as a black box diagram and indicate its inputs and outputs	13
2. (30% Credits) While adding each instruction show all of the changes in the control signals.	12
3. (5% Credits) Give the truth table for the main controller of the single-cycle processor	13
4. (20% Credits) Implement your controller in Verilog HDL.	
1.2.3 Usage of Parameters (Bonus Credits)	16
Why is it important to use parameterized design?	
Is it plausible to use parameters for the data-width in this laboratory?	16
What are the possible complications?	
Would the design work with an arbitrary data-width?	16

1.2.1 Datapath Design (40% Credits)

1. (30% Credits) For the instructions in the CPU that you are going to design, list all the steps that are needed for the execution of each instruction. While adding each instruction show all of the changes in the connections of the data path.

Addition, Subtraction, AND, OR operations does not need ALUsrcB, MemToReg or RegSrc Multiplexers. Also, A2 connection is not there.

LSL and LSR operation need Extend module. Therefore, I added ALUsrcB MUX. Also, I modified the ALU so that it can logically shift operations.

STORE operation needs RegSrc MUX. On the other hand, LOAD operation needs MemToReg MUX.






Figure 1: Data path Design

For each operation:


Addition




• Subtraction




• And




• Orr




• LSR




• LSL




• CMP




• LDR






2. (5% Credits) State the control signal inputs of your overall design. Draw a black box diagram of your architecture by indicating the inputs and outputs.



Sign	Meaning
Red Exclusion Mark	Input Coming from Controller
Yellow Exclusion Mark	Input Coming from Outside
Blue Exclusion Mark	Output for Demonstration
Orange Star	Output for Controller


3. (5% Credits) Implement your datapath design in Schematic Editor of Quartus.



See "dp.bdf" file in the code for detailed version.

1.2.2 Controller Design (60% Credits)

1. (5% Credits) Draw the controller unit as a black box diagram and indicate its inputs and outputs



Left ones are coming from Data Path. On the other hand, for the left ones are going for data path.

- 2. (30% Credits) While adding each instruction show all of the changes in the control signals.
 - Addition: RegWrite = 1; MemWrite = 0; ALUCntrl = 000.
 - Subtraction: RegWrite = 1; MemWrite = 0; ALUCntrl = 001.
 - AND: RegWrite = 1; MemWrite = 0; ALUCntrl = 100.
 - ORR: RegWrite = 1; MemWrite = 0; ALUCntrl = 101.
 - CMP: RegWrite = 0; MemWrite = 0; ALUCntrl = 001.
 - LSL: RegWrite = 1; MemWrite = 0; ALUSrcB=1; immSrc=00; ALUCntrl = 111.
 - o ALUSrcB is added. It was all zero for ADD, SUB, AND, ORR, CMP.
 - Extend module is added. immSrc is 'X' (Don't care) for previous commands.
 - LSR: RegWrite = 1; MemWrite = 0; ALUSrcB=1; immSrc=00; ALUCntrl = 110.
 - LDR: RegWrite = 1; MemWrite = 0; ALUSrcB=1; immSrc=01; MemToReg=0; ALUCntrl = 000.
 - MemToReg is added. MemToReg = 1 for all previous commands expect CMP.
 For CMP, it is 'X' (Don't Care)
 - STR: RegSrc=1; RegWrite = 0; MemWrite = 1; ALUSrcB=1; immSrc=01; MemToReg=X; ALUCntrl = 000.
 - regSrc is added. RegSrc = 0 for ADD, SUB, AND, ORR, CMP. For others, it is 'X' (Don't care)

3. (5% Credits) Give the truth table for the main controller of the single-cycle processor.

	RegSrc	RegWrite	MemWrite	ALUSrcB	immSrc	MemToReg	ALUCntrl
ADD	0	1	0	0	XX	1	000
SUB	0	1	0	0	XX	1	001
AND	0	1	0	0	XX	1	100
ORR	0	1	0	0	XX	1	101
CMP	0	0	0	0	XX	X	001
LSL	Х	1	0	1	00	1	111
LSR	Х	1	0	1	00	1	110
LDR	Х	1	0	1	01	0	000
STR	1	0	1	1	01	Х	000

4. (20% Credits) Implement your controller in Verilog HDL.

```
module controller(
        input [1:0] op,
 3
        input [5:0] func,
 4
        output reg cRegWrite,
 5
        output reg cRegSrc,
        output reg [1:0] cImmSrc,
 6
 7
        output reg cALUSrc,
 8
        output reg cMemToReg,
        output reg cMemWrite,
        output reg [2:0] cALUCntrl);
10
11
12
     always @(*)
13
     begin
14
        case (op)
              2'b00://Data Processing ADD SUB AND ORR LSL LSR CMP
15
                 case(func[4:1])//According to cmd, we will determine
16
17
                        4'b0100://Add
18
                          begin
19
                              cRegWrite=1'b1;
20
                              cRegSrc=1'b0;
                              cImmSrc=2'b00;//Don't care
21
                              cALUSrc=1'b0;
22
23
                              cMemToReg=1'b1;
24
                              cMemWrite=1'b0;
25
                              cALUCntrl=3'b000;
26
                          end
                       4'b0010://Sub
27
28
                          begin
                             cRegWrite=1'b1;
29
                              cRegSrc=1'b0;
30
                              cImmSrc=2'b00;//Don't care
31
                              cALUSrc=1'b0;
32
33
                              cMemToReg=1'b1;
                              cMemWrite=1'b0;
35
                              cALUCntrl=3'b001;
36
                          end
                       4'b0000://And
37
38
                          begin
                             cRegWrite=1'b1;
39
                              cRegSrc=1'b0;
40
                              cImmSrc=2'b00;//Don't care
41
42
                              cALUSrc=1'b0;
43
                              cMemToReg=1'b1;
                              cMemWrite=1'b0;
44
                              cALUCntrl=3'b100;
45
46
                          end
47
                        4'b1100://ORR
48
                          begin
                              cRegWrite=1'b1;
49
                              cRegSrc=1'b0;
50
                              cImmSrc=2'b00;//Don't care
51
52
                              cALUSrc=1'b0;
53
                              cMemToReg=1'b1;
                              cMemWrite=1'b0;
54
                              cALUCntrl=3'b101;
55
56
                          end
                        4'b1010://Cmp
57
58
                          begin
59
                              cRegWrite=1'b0;
                              cRegSrc=1'b0;
60
                              cImmSrc=2'b00;//Don't care
61
62
                              cALUSrc=1'b0;
63
                              cMemToReg=1'b1;//Don't care
                              cMemWrite=1'b0;
64
                              cALUCntrl=3'b001;
65
66
                          end
```

```
67
                         4'b1000://Logical Shift Right
 68
                            begin
 69
                                cRegWrite=1'b1;
                                cRegSrc=1'b0;//Don't care
 70
                                cImmSrc=2'b00;
 71
 72
                                cALUSrc=1'b1;
                                cMemToReg=1'b1;
 73
                                cMemWrite=1'b0;
 74
 75
                                cALUCntrl=3'b110;//Modified ALU
 76
                            end
 77
                         4'b1001://Logical Shift Left
 78
                            begin
                                cRegWrite=1'b1;
cRegSrc=1'b0;//Don't care
 79
 80
                                cImmSrc=2'b00;
 81
 82
                                cALUSrc=1'b1;
 83
                                cMemToReg=1'b1;
                                cMemWrite=1'b0;
 84
                                cALUCntrl=3'b111;//Modified ALU
 8.5
 86
 87
                      endcase
 88
                2'b01://Memory Operation STR or LDR
                   {\tt case(func[0])//According\ to\ L\ bit\ ,\ we\ will\ determine\ whether\ it\ is\ STR\ or\ Loa}
 89
                         1'b1://Load
 90
 91
                            begin
 92
                                cRegWrite=1'b1;
                                cRegSrc=1'b0;//Don't Care
 93
                                cImmSrc=2'b01;
 94
                                cALUSrc=1'b1;
 95
 96
                                cMemToReg=1'b0;
 97
                                cMemWrite=1'b0;
                                cALUCntrl=3'b000;//Modified ALU
 98
 99
                            end
100
                         1'b0://Store
101
                            begin
102
                                cRegWrite=1'b0;
                                cRegSrc=1'b1;
103
                                cImmSrc=2'b01;
104
                                cALUSrc=1'b1;
105
106
                                cMemToReg=1'b0;//Don't care
107
                                cMemWrite=1'b1;
                                cALUCntrl=3'b000;//Modified ALU
108
109
                            end
110
                   endcase
111
            endcase
112
      end
113
      endmodule
114
```

See "controller.v" in the zip extended file.

1.2.3 Usage of Parameters (Bonus Credits)

Why is it important to use parameterized design?

According to lots of software engineer manifestos (Agile methods), it is noted that when there should be small change in the code, this must be done in a quick way. Therefore, if we think there should be change in a bit-size, it is better to have parameterized design. It helps us **to change code without putting any efforts.**

Is it plausible to use parameters for the data-width in this laboratory?

Actually, at the beginning of the lab, I though the answer was yes. However, as I designed controller part, I realized that there is a signal coming from instruction set to controller, and these signals are determining control signal outputs. While determining it, we are looking at specific bits of instruction set. If we are going to change data width, this specific bit locations will be also changed. Therefore, it does not make sense when we parameterized data-width. We are building the whole controller design (and some part of data path, i.e after the fetching) according to input data-width coming from instruction memory. To sum up, when we want to change data-width of instruction set, we should be able to change lots of things in the design, not only this parameter. Therefore, it is *not* plausible to use parameters for the data-width in this laboratory.

What are the possible complications?

As I mentioned in the previous question, design does not only depend on data-width size. Changing data-width means changing instructions in binary form. Therefore, it will cause hazards.

Would the design work with an arbitrary data-width?

If it is changed to higher number of data-width, it can be worked. However, if it is changed to smaller size, it will cause some instruction set problems. For example, normally instruction[27...26] corresponds to OP code. If we change data-width to 25, it won't be working since there is no bit located at 27 or 26.

2 Experimental Work

Instruction memory is filled with as follows. (see InstMem.v)

```
11
   initial begin
     //First 16 memory location is fulled with insturctions
12
     // For DP;
13
14
     // cond(4) op(2'b00) I(1) cmd(4) s(1) rn(4) rd(4) smth5 sh 0 Rm(4)
     15
16
     //R1 <= 0
17
     18
     //R2 <= 8
     Rd[2] <= 32'b0000 01 0 0000 1 0000 0011 00000001000 //LDR R3, [R0,#8]
19
20
     //R3 <= 9
21
     //R0 <= 0
22
     Rd[4] <= 32'b0000 00 0 0100 0 0001 0000 00000000010//ADD R0,R1,R2
23
24
     //R0 <= 8
     25
26
     //R0 <= 0
     Rd[6] <= 32'b0000 00 0 0010 0 0000 0000 00000000010//SUB RO, RO, R2
27
28
     //R0 <= -8
29
     Rd[7] <= 32'b0000 00 0 0100 0 0000 0000 0000000001}//ADD RO, RO, R3
     //R0 <= 1
30
     31
32
     //R0 <= 0
33
     Rd[9] <= 32'b0000 00 0 1100 0 0000 0000 0000000001}//ORR RO, RO, R3
34
     //R0 <= 9
     Rd[10] <= 32'b0000 00 0 1000 0 0000 0000 0000000000$//LSR RO,#1
35
36
     //R0 <= 4
37
     Rd[11] <= 32'b0000 00 0 1001 0 0000 0000 000000000010//LSL RO,#2
38
     //R0 <= 16
39
     Rd[12] <= 32'b0000 01 0 0000 0 0000 0011 000000010000//STR R3, [R0, #16] (At the
   location 4)
40
     //MEM[R0+16] <= 9
     Rd[13] <= 32'b0000 01 0 0000 1 0000 0000 0000001000@//LDR R0,[R0,#16] (At the
41
   location 4)
42
     //R0 <= 9
43
     8-9 = -1)
44
     8-9 = -1)
```


Initially, Rx has a value of (4*x). For example, R0 = 0*4 =0; R1 = 1*4=4. (see regFile.v) On the other hand, for the memory, it is given as follows: (see dataMem.v)

initial begin

```
mem[2] <= 32'b0000 00 0 0000 0 0000 0000000001001;//9 in decimal
mem[3] <= 32'b0000 00 0 0000 0 0000 0000 00000001010;//10 in decimal
mem[4] <= 32'b0000 00 0 0000 0 0000 000000010100;//20 in decimal
mem[5] <= 32'b0000 00 0 0000 0 0000 0000 00000000101;// 5 in decimal
mem[6] <= 32'b0000 00 0 0000 0 0000 0000000000110;// 6 in decimal etc.
mem[7] <= 32'b0000 00 0 0000 0 0000 0000 00000000111;
mem[8] <= 32'b0000 00 0 0000 0 0000 0000 000000001000;
mem[9] <= 32'b0000 00 0 0000 0 0000 0000 000000001001;
mem[10] <= 32'b0000 00 0 0000 0 0000 0000 000000001010;
mem[11] <= 32'b0000 00 0 0000 0 0000 0000 00000001011;
mem[12] <= 32'b0000 00 0 0000 0 0000 0000 00000001100;
mem[13] <= 32'b0000 00 0 0000 0 0000 0000 00000001101;
mem[14] <= 32'b0000 00 0 0000 0 0000 0000 00000001110;
mem[15] <= 32'b0000 00 0 0000 0 0000 0000 00000001111;
```

The results are perfect as I expected.

(Flags are the order of ZNOC)



For another example (that I will use in the lab), I used same instructions and different output. For this time I checked R0[3..0] and Flags[3..0]. And results are like this:

