

Berkay İPEK

EE446 -2304814

Laboratory Work 3 - Single Cycle Processor Design

Contents

1.2.1 Datapath Design (40% Credits)	3
1. (30% Credits) For the instructions in the CPU that you are going to design, list all the steps that are needed for the execution of each instruction. While adding each instruction show all of the changes in the connections of the data path.	3
2. (5% Credits) State the control signal inputs of your overall design. Draw a black box diagram of your architecture by indicating the inputs and outputs.....	9
3. (5% Credits) Implement your datapath design in Schematic Editor of Quartus.....	10
1.2.2 Controller Design (60% Credits)	11
1. (5% Credits) Draw the controller unit as a black box diagram and indicate its inputs and outputs	11
2. (30% Credits) While adding each instruction show all of the changes in the control signals.	12
3. (5% Credits) Give the truth table for the main controller of the single-cycle processor.....	13
4. (20% Credits) Implement your controller in Verilog HDL.	14
1.2.3 Usage of Parameters (Bonus Credits)	16
Why is it important to use parameterized design?	16
Is it plausible to use parameters for the data-width in this laboratory?	16
What are the possible complications?.....	16
Would the design work with an arbitrary data-width?	16

1.2.1 Datapath Design (40% Credits)

1. (30% Credits) For the instructions in the CPU that you are going to design, list all the steps that are needed for the execution of each instruction. While adding each instruction show all of the changes in the connections of the data path.

Addition, Subtraction, AND, OR operations does not need ALUSrcB, MemToReg or RegSrc Multiplexers. Also, A2 connection is not there.

LSL and LSR operation need Extend module. Therefore, I added ALUSrcB MUX. Also, I modified the ALU so that it can logically shift operations.

STORE operation needs RegSrc MUX. On the other hand, LOAD operation needs MemToReg MUX.






Figure 1: Data path Design

For each operation:

- Addition




- Subtraction




- And

$\neg A \neg B \neg C$




- Orr


$\neg A \neg B \neg C$



- LSR




- LSL




- STR

Str $rA, [rB, \text{imm}12]$




2. (5% Credits) State the control signal inputs of your overall design. Draw a black box diagram of your architecture by indicating the inputs and outputs.



Sign	Meaning
Red Exclusion Mark	Input Coming from Controller
Yellow Exclusion Mark	Input Coming from Outside
Blue Exclusion Mark	Output for Demonstration
Orange Star	Output for Controller


3. (5% Credits) Implement your datapath design in Schematic Editor of Quartus.



See “dp.bdf” file in the code for detailed version.

1.2.2 Controller Design (60% Credits)

1. (5% Credits) Draw the controller unit as a black box diagram and indicate its inputs and outputs



Left ones are coming from Data Path. On the other hand, for the left ones are going for data path.

2. (30% Credits) While adding each instruction show all of the changes in the control signals.

- Addition: RegWrite = 1; MemWrite = 0; ALUCntrl = 000.
- Subtraction: RegWrite = 1; MemWrite = 0; ALUCntrl = 001.
- AND: RegWrite = 1; MemWrite = 0; ALUCntrl = 100.
- ORR: RegWrite = 1; MemWrite = 0; ALUCntrl = 101.
- CMP: RegWrite = 0; MemWrite = 0; ALUCntrl = 001.
- LSL: RegWrite = 1; MemWrite = 0; ALUSrcB=1; immSrc=00; ALUCntrl = 111.
 - ALUSrcB is added. It was all zero for ADD, SUB, AND, ORR, CMP.
 - Extend module is added. immSrc is 'X' (Don't care) for previous commands.
- LSR: RegWrite = 1; MemWrite = 0; ALUSrcB=1; immSrc=00; ALUCntrl = 110.
- LDR: RegWrite = 1; MemWrite = 0; ALUSrcB=1; immSrc=01; MemToReg=0; ALUCntrl = 000.
 - MemToReg is added. MemToReg = 1 for all previous commands except CMP. For CMP, it is 'X' (Don't Care)
- STR: RegSrc=1; RegWrite = 0; MemWrite = 1; ALUSrcB=1; immSrc=01; MemToReg=X; ALUCntrl = 000.
 - regSrc is added. RegSrc = 0 for ADD, SUB, AND, ORR, CMP. For others, it is 'X' (Don't care)

3. (5% Credits) Give the truth table for the main controller of the single-cycle processor.

	RegSrc	RegWrite	MemWrite	ALUSrcB	immSrc	MemToReg	ALUCntrl
ADD	0	1	0	0	XX	1	000
SUB	0	1	0	0	XX	1	001
AND	0	1	0	0	XX	1	100
ORR	0	1	0	0	XX	1	101
CMP	0	0	0	0	XX	X	001
LSL	X	1	0	1	00	1	111
LSR	X	1	0	1	00	1	110
LDR	X	1	0	1	01	0	000
STR	1	0	1	1	01	X	000

4. (20% Credits) Implement your controller in Verilog HDL.

```
1  module controller(  
2      input [1:0] op,  
3      input [5:0] func,  
4      output reg cRegWrite,  
5      output reg cRegSrc,  
6      output reg [1:0] cImmSrc,  
7      output reg cALUSrc,  
8      output reg cMemToReg,  
9      output reg cMemWrite,  
10     output reg [2:0] cALUCntrl);  
11  
12     always @(*)  
13     begin  
14         case(op)  
15             2'b00://Data Processing ADD SUB AND ORR LSL LSR CMP  
16                 case(func[4:1])//According to cmd, we will determine  
17                     4'b0100://Add  
18                     begin  
19                         cRegWrite=1'b1;  
20                         cRegSrc=1'b0;  
21                         cImmSrc=2'b00;//Don't care  
22                         cALUSrc=1'b0;  
23                         cMemToReg=1'b1;  
24                         cMemWrite=1'b0;  
25                         cALUCntrl=3'b000;  
26                     end  
27                     4'b0010://Sub  
28                     begin  
29                         cRegWrite=1'b1;  
30                         cRegSrc=1'b0;  
31                         cImmSrc=2'b00;//Don't care  
32                         cALUSrc=1'b0;  
33                         cMemToReg=1'b1;  
34                         cMemWrite=1'b0;  
35                         cALUCntrl=3'b001;  
36                     end  
37                     4'b0000://And  
38                     begin  
39                         cRegWrite=1'b1;  
40                         cRegSrc=1'b0;  
41                         cImmSrc=2'b00;//Don't care  
42                         cALUSrc=1'b0;  
43                         cMemToReg=1'b1;  
44                         cMemWrite=1'b0;  
45                         cALUCntrl=3'b100;  
46                     end  
47                     4'b1100://ORR  
48                     begin  
49                         cRegWrite=1'b1;  
50                         cRegSrc=1'b0;  
51                         cImmSrc=2'b00;//Don't care  
52                         cALUSrc=1'b0;  
53                         cMemToReg=1'b1;  
54                         cMemWrite=1'b0;  
55                         cALUCntrl=3'b101;  
56                     end  
57                     4'b1010://Cmp  
58                     begin  
59                         cRegWrite=1'b0;  
60                         cRegSrc=1'b0;  
61                         cImmSrc=2'b00;//Don't care  
62                         cALUSrc=1'b0;  
63                         cMemToReg=1'b1;//Don't care  
64                         cMemWrite=1'b0;  
65                         cALUCntrl=3'b001;  
66                     end  
67                 end  
68             end  
69         end  
70     end
```

```

67         4'b1000://Logical Shift Right
68         begin
69             cRegWrite=1'b1;
70             cRegSrc=1'b0;//Don't care
71             cImmSrc=2'b00;
72             cALUSrc=1'b1;
73             cMemToReg=1'b1;
74             cMemWrite=1'b0;
75             cALUCntrl=3'b110;//Modified ALU
76         end
77         4'b1001://Logical Shift Left
78         begin
79             cRegWrite=1'b1;
80             cRegSrc=1'b0;//Don't care
81             cImmSrc=2'b00;
82             cALUSrc=1'b1;
83             cMemToReg=1'b1;
84             cMemWrite=1'b0;
85             cALUCntrl=3'b111;//Modified ALU
86         end
87     endcase
88     2'b01://Memory Operation STR or LDR
89     case(func[0])//According to L bit , we will determine whether it is STR or Loa
90         1'b1://Load
91         begin
92             cRegWrite=1'b1;
93             cRegSrc=1'b0;//Don't Care
94             cImmSrc=2'b01;
95             cALUSrc=1'b1;
96             cMemToReg=1'b0;
97             cMemWrite=1'b0;
98             cALUCntrl=3'b000;//Modified ALU
99         end
100        1'b0://Store
101        begin
102            cRegWrite=1'b0;
103            cRegSrc=1'b1;
104            cImmSrc=2'b01;
105            cALUSrc=1'b1;
106            cMemToReg=1'b0;//Don't care
107            cMemWrite=1'b1;
108            cALUCntrl=3'b000;//Modified ALU
109        end
110    endcase
111 endcase
112 end
113 endmodule
114

```

See “controller.v” in the zip extended file.

1.2.3 Usage of Parameters (Bonus Credits)

Why is it important to use parameterized design?

According to lots of software engineer manifestos (Agile methods), it is noted that when there should be small change in the code, this must be done in a quick way. Therefore, if we think there should be change in a bit-size, it is better to have parameterized design. It helps us ***to change code without putting any efforts.***

Is it plausible to use parameters for the data-width in this laboratory?

Actually, at the beginning of the lab, I thought the answer was yes. However, as I designed controller part, I realized that there is a signal coming from instruction set to controller, and these signals are determining control signal outputs. While determining it, we are looking at specific bits of instruction set. If we are going to change data width, this specific bit locations will be also changed. Therefore, it does not make sense when we parameterized data-width. We are building the whole controller design (and some part of data path, i.e after the fetching) according to input data-width coming from instruction memory. To sum up, when we want to change data-width of instruction set, we should be able to change lots of things in the design, not only this parameter. Therefore, it is ***not*** plausible to use parameters for the data-width in this laboratory.

What are the possible complications?

As I mentioned in the previous question, design does not only depend on data-width size. Changing data-width means changing instructions in binary form. Therefore, it will cause hazards.

Would the design work with an arbitrary data-width?

If it is changed to higher number of data-width, it can be worked. However, if it is changed to smaller size, it will cause some instruction set problems. For example, normally instruction[27...26] corresponds to OP code. If we change data-width to 25, it won't be working since there is no bit located at 27 or 26.

2 Experimental Work

Instruction memory is filled with as follows. (see InstMem.v)


```
11 initial begin
12     //First 16 memory location is filled with instructions
13     // For DP;
14     // cond(4) op(2'b00) I(1) cmd(4) s(1) rn(4) rd(4) smth5 sh 0 Rm(4)
15     Rd[0] <= 32'b0000 01 0 0000 1 0000 0001 000000000000; //LDR R1, [R0,#0]
16     //R1 <= 0
17     Rd[1] <= 32'b0000 01 0 0000 1 0000 0010 000000000100; //LDR R2, [R0,#4]
18     //R2 <= 8
19     Rd[2] <= 32'b0000 01 0 0000 1 0000 0011 000000001000; //LDR R3, [R0,#8]
20     //R3 <= 9
21     Rd[3] <= 32'b0000 01 0 0000 1 0000 0000 000000000000; //LDR R0, [R0,#0]
22     //R0 <= 0
23     Rd[4] <= 32'b0000 00 0 0100 0 0001 0000 000000000010; //ADD R0,R1,R2
24     //R0 <= 8
25     Rd[5] <= 32'b0000 00 0 0010 0 0010 0000 000000000000; //SUB R0, R2, R0
26     //R0 <= 0
27     Rd[6] <= 32'b0000 00 0 0010 0 0000 0000 000000000010; //SUB R0, R0, R2
28     //R0 <= -8
29     Rd[7] <= 32'b0000 00 0 0100 0 0000 0000 000000000001; //ADD R0, R0, R3
30     //R0 <= 1
31     Rd[8] <= 32'b0000 00 0 0000 0 0000 0000 000000000000; //AND R0, R0, R1
32     //R0 <= 0
33     Rd[9] <= 32'b0000 00 0 1100 0 0000 0000 000000000001; //ORR R0, R0, R3
34     //R0 <= 9
35     Rd[10] <= 32'b0000 00 0 1000 0 0000 0000 000000000000; //LSR R0,#1
36     //R0 <= 4
37     Rd[11] <= 32'b0000 00 0 1001 0 0000 0000 000000000010; //LSL R0,#2
38     //R0 <= 16
39     Rd[12] <= 32'b0000 01 0 0000 0 0000 0011 000000010000; //STR R3,[R0,#16] (At the
location 4)
40     //MEM[R0+16] <= 9
41     Rd[13] <= 32'b0000 01 0 0000 1 0000 0000 000000010000; //LDR R0,[R0,#16] (At the
location 4)
42     //R0 <= 9
43     Rd[14] <= 32'b0000 00 0 1010 0 0010 0000 000000000000; //CMP R0,R2,R0 (set flags R2-R0,
8-9= -1)
44     Rd[15] <= 32'b0000 00 0 1010 0 0010 0000 000000000000; //CMP R0,R0,R2 (set flags R2-R0,
8-9= -1)
```

Initially, Rx has a value of $(4 \times x)$. For example, $R0 = 0 \times 4 = 0$; $R1 = 1 \times 4 = 4$. (see regFile.v)

On the other hand, for the memory, it is given as follows: (see dataMem.v)

```
initial begin
  mem[0] <= 32'b0000_00_0_0000_0_0000_0000_000000000000; //0 in decimal
  mem[1] <= 32'b0000_00_0_0000_0_0000_0000_000000001000; //8 in decimal
  mem[2] <= 32'b0000_00_0_0000_0_0000_0000_000000001001; //9 in decimal
  mem[3] <= 32'b0000_00_0_0000_0_0000_0000_000000001010; //10 in decimal
  mem[4] <= 32'b0000_00_0_0000_0_0000_0000_0000000010100; //20 in decimal
  mem[5] <= 32'b0000_00_0_0000_0_0000_0000_000000000101; // 5 in decimal
  mem[6] <= 32'b0000_00_0_0000_0_0000_0000_000000000110; // 6 in decimal etc.
  mem[7] <= 32'b0000_00_0_0000_0_0000_0000_000000000111;
  mem[8] <= 32'b0000_00_0_0000_0_0000_0000_0000000001000;
  mem[9] <= 32'b0000_00_0_0000_0_0000_0000_0000000001001;
  mem[10] <= 32'b0000_00_0_0000_0_0000_0000_0000000001010;
  mem[11] <= 32'b0000_00_0_0000_0_0000_0000_0000000001011;
  mem[12] <= 32'b0000_00_0_0000_0_0000_0000_0000000001100;
  mem[13] <= 32'b0000_00_0_0000_0_0000_0000_0000000001101;
  mem[14] <= 32'b0000_00_0_0000_0_0000_0000_0000000001110;
  mem[15] <= 32'b0000_00_0_0000_0_0000_0000_0000000001111;
```

(Flags are the order of ZNOC)



For another example (that I will use in the lab), I used same instructions and different output. For this time I checked R0[3..0] and Flags[3..0]. And results are like this:

