```
Date: March 27, 2022
                                                  ALU.v
                                                                                              Project: ALU
    1
        // AlU module
    2
        module ALU #(parameter W=4)
    3
               (input [W-1:0] A,
    4
              input [W-1:0] B,
    5
              input [2:0] ALUcntrl,
    6
              output reg [W-1:0] O,
    7
              output reg CO,
   8
              output reg OVF,
   9
              output reg N,
  10
              output reg Z);
  11
        // Since switch case block can be implemented only in always block
  12
        // I created always block with default sensitivity list
  13
        always @(*)
  14
        begin
  15
           OVF=0;// Assign default parameters
           CO=0;// These parameters are meaningful in only addition and subtraction
  16
   17
           // Doing operations according to value of control signals
   18
           case(ALUcntrl)
  19
              // Addition
   20
              3'b000:
   21
                 begin
  22
                  \{CO,O\} = A+B;
  23
                 Z = (0==0) ? 1:0;
   24
                 N=O[W-1];
   25
                  // Overflow occurs when A and B are positive however result is negative
  26
                 if (\sim A[W-1] \& \sim B[W-1])
   27
                    begin
   28
                     if (O[W-1])
   29
                        OVF=1;
   30
   31
                  // Overflow occurs when A and B are negative however result is positive
   32
                 if (A[W-1] \& B[W-1])
   33
                     begin
   34
                     if (~O[W-1])
   35
                        OVF=1;
   36
                     end
   37
                 end
   38
              // Subtraction
   39
              3'b001:
   40
                 begin
   41
                 \{CO,O\} = A-B;
   42
                 Z = (O==0) ? 1:0;
   43
                 // Overflow occurs when A is Negative and B is positive however result is positive
   44
                 if (A[W-1] \& \sim B[W-1])
   45
                     begin
   46
                     if (~O[W-1])
   47
                        OVF=1;
   48
```

end

begin

end

N=O[W-1];

// Subtraction

 $\{CO,O\} = B-A;$ 

begin

Z = (0==0) ? 1:0;

if (~○[W-1])

OVF=1;

if  $(\sim A[W-1] \& B[W-1])$ 

end

begin

3'b010:

if (O[W-1])

OVF=1;

 $if (\sim A[W-1] \& B[W-1])$ 

49

50

51

52

53

54

55

56

57

58 59

60

61

62

63

64

65

66

// Overflow occurs when A is positive and B is negative however result is positive

// Overflow occurs when A is Positive and B is negative however result is negative

```
68
               // Overflow occurs when A is negative and B is positive however result is negative
 69
               if (A[W-1] \& \sim B[W-1])
 70
                  begin
 71
                   if(O[W-1])
 72
                      OVF=1;
 73
                   end
 74
               N=O[W-1];
 75
               end
 76
            //Bit Clear
 77
            3'b011:
 78
               begin
 79
               O = A \& \sim B;
 80
               Z = (0==0) ? 1:0;
 81
               N=O[W-1];
 82
               end
 83
            //AND operator
            3'b100:
 84
 85
               begin
 86
               O = A \& B;
 87
               Z = (0==0) ? 1:0;
 88
               N=O[W-1];
 89
               end
 90
            //OR operator
 91
            3'b101:
 92
               begin
 93
               O = A \mid B;
               Z = (0==0) ? 1:0;
 94
 95
               N=O[W-1];
 96
               end
 97
            //XOR operator
 98
            3'b110:
 99
               begin
100
               O = A ^ B;
101
               Z = (O==0) ? 1:0;
102
               N=O[W-1];
103
               end
104
            //XNOR operator
105
            3'b111:
106
               begin
107
               O = \sim (A ^ B);
108
               Z = (0==0) ? 1:0;
109
               N=O[W-1];
110
               end
```

67

111

112

113

endcase

endmodule

end

Revision: ALU