

Berkay İPEK

EE446 -2304814

Laboratory Work 5 - Control Unit Design for Multi-Cycle CPU

Contents

1.2.5 ISA Configuration (30% Credits).....	3
1.2.6 Multi-cycle CPU Datapath Design (60% Credits).....	4
1. Modify or rewrite the required modules for the register file, ALU, shift register and other functional components in Verilog HDL..... Error! Bookmark not defined.	
2. Design and implement the instruction/data memory module with respect to the required design constraints... Error! Bookmark not defined.	
3. Design and implement the entire datapath using the schematics extracted for the functional modules and provide the wiring and bus connections for proper operation	6
1.2.7 Validation of Operation via TestBench (30% Credits).....	15
1. Explain the required data flow within each cycle and state the control signals required to maintain the validity of operation.....	15
2. Write a testbench module including the control signals that you have stated in the previous step.....	17
3. Verify that your implementation is correct by providing the external signals with the proper timing that would obey the multi-cycle operation.....	21
• Addition & Subtraction (R1_sig , R2_sig, R3_sig)..... Error! Bookmark not defined.	

1.2 ISA Configuration: From Mnemonics to Machine Code (10% Credits)


	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	210
cond (xxxx)	OP (00)	I (0)	cmd (4)	X	X	Rn	X	Rd	X	---	Rm							
cond (xxxx)	OP (00)	I (0)	cmd (4)		X				X		imms5							
cond (xxxx)	OP (01)	I (0)	xxx0 (4)	X	X	Rn	X	Rd	X	---	X							→ Arith.
cond (xxxx)	OP (01)	I (0)	xxx1 (4)	X	X	Rn	X	Rd	X	---	X							→ Shifting
cond (xxxx)	OP (01)	I (1)	xxx1 (4)	X	X	Rn	X	Rd	X	---	X							→ STR Rd, [Rn]
" "	" "	I (1)	XXX1 (4)	X	XXXX		X	Rd		imm12								→ LDRI Rd, [Rn]
cond (xxxx)	OP (10)	X	---	X	imm	2u												→ MOV Rd, imm12
																		→ Branch
																		Street


② I don't have a perfect motivation actually. At first, I thought I can implement all thing in ARM that we learned in the lecture, however branching w/flog conditions are problematic. In my design, I can't solve the issue :(. However, I changed some parts. Rather than getting "cond" flags, I used "cmd" part of Branch. Therefore, there is no extra need for cabling for cond. Also, there are lots of bit cores in my design, I believe that I can decrease the length of ISA; however, I choosed to spend my time on other parts. I traded-off my time with couple of bits. That is my motivation behind that design.

1.2.6 Multi-cycle CPU Controller Unit Design (60% Credits)

- Design an ASM chart for the operation of the FSM as described above. You are not expected to include each instruction separately, but to illustrate the overall functioning of the designed circuit. Assert whether extra states are required


My motivation was ARM structure that is discussed in the lecture.






3. Implement the design of the control unit, by providing a state register to demonstrate the current state and setting up the chunks of circuitry required for each control signal.

Check the `rst_sig_sig` signal. It is clearing PC non arch design so that whenever `rst_sig_sig = 1`, PC is going to be 0.




Check the run_sig signal. It is stalling the clock in the whole design so that whenever run_sig = 0, state of that instruction will be waited.



4. Write a test bench to simulate the operation of the design and verify its operation through simulations


For Data Processing & Logic instructions:

```
integer i;
initial begin
// cond(4)_op(2'b00)_I(1)_cmd(4)_s(1)_rn(4)_rd(4)_smth5_sh_0_Rm(4)
mem[0] <= 32'b0000_00_0_0000_0_0010_0011_0000000000000001;//ADD R3,R2,R1
//mem[0] <= 32'b0000_10_0_0_0000000000000000000000001000;//B ???
mem[1] <= 32'b0000_00_0_0001_0_0010_0011_0000000000000001;//SUB R3,R2,R1
mem[2] <= 32'b0000_00_0_0100_0_0010_0011_0000000000000001;//AND R3,R2,R1
//mem[2] <= 32'b1;
mem[3] <= 32'b0000_00_0_0101_0_0010_0011_0000000000000001;//OR R3,R2,R1
mem[4] <= 32'b0000_00_0_1011_0_0010_0011_0000000000000001;//XOR R3,R2,R1
mem[5] <= 32'b0000_00_0_0010_0_0011_0011_0000000000000001;//CLEAR R3,R2,R1
//mem[0] <= 32'b0000_00_0_0000_0_0010_0011_0000000000000001;//ADD R3,R2,R1
mem[6] <= 32'b0000_00_0_1001_0_0011_0011_000011_00_0_0001;//RL XX,R3,XX(SHMT5=1)
mem[7] <= 32'b0000_00_0_1000_0_0011_0011_000011_00_0_0001;//RR XX,R3,XX(SHMT5=1)
mem[8] <= 32'b0000_00_0_0111_0_0011_0011_000011_00_0_0001;//SL XX,R3,XX(SHMT5=1)
mem[9] <= 32'b0000_00_0_1010_0_0011_0011_000011_00_0_0001;//ASR XX,R3,XX(SHMT5=1)
mem[10] <= 32'b0000_00_0_0110_0_0011_0011_000011_00_0_0001;//LSR XX,R3,XX(SHMT5=1)
//cond(4) op(2) I(1) PUBW(4) L(1) Rn(4) Rd(4) src(12)
```



For Shifting Instructions

```
7    ^);
8    // 512x32 bits memory
9    reg [W-1:0] mem [0:63];
10
11   integer i;
12
13  initial begin
14    // cond(4)_op(2'b00)_I(1)_cmd(4)_s(1)_rn(4)_rd(4)_smth5_sh_0_Rm(4)
15    //mem[0] <= 32'b0000_00_0_0000_0_0010_0011_000000000001;//ADD R3,R2,R1
16    mem[0] <= 32'b0000_00_0_0010_0_0011_0011_000000000001;//CLEAR R3,R2,R1
17    //mem[0] <= 32'b0000_10_0_0_000000000000000000000000000000001000;//B ???
18    mem[1] <= 32'b0000_00_0_0001_0_0010_0011_000000000001;//SUB R3,R2,R1
19    mem[2] <= 32'b0000_00_0_0100_0_0010_0011_000000000001;//AND R3,R2,R1
20    //mem[2] <= 32'b1;
21    mem[3] <= 32'b0000_00_0_0101_0_0010_0011_000000000001;//OR R3,R2,R1
22    mem[4] <= 32'b0000_00_0_1011_0_0010_0011_000000000001;//XOR R3,R2,R1
23    //mem[5] <= 32'b0000_00_0_0010_0_0011_0011_000000000001;//CLEAR R3,R2,R1
24    mem[5] <= 32'b0000_00_0_0000_0_0010_0011_000000000001;//ADD R3,R2,R1
25    //mem[0] <= 32'b0000_00_0_0000_0_0010_0011_000000000001;//ADD R3,R2,R1
26    mem[6] <= 32'b0000_00_1_1001_0_0011_0011_00011_00_0_0001;//RL XX,R3,XX(SHMT5=1)
27    mem[7] <= 32'b0000_00_1_1000_0_0011_0011_00011_00_0_0001;//RR XX,R3,XX(SHMT5=1)
28    mem[8] <= 32'b0000_00_1_0111_0_0011_0011_00011_00_0_0001;//SL XX,R3,XX(SHMT5=1)
29    mem[9] <= 32'b0000_00_1_1010_0_0011_0011_00011_00_0_0001;//ASR XX,R3,XX(SHMT5=1)
30    mem[10] <= 32'b0000_00_1_0110_0_0011_0011_00011_00_0_0001;//LSR XX,R3,XX(SHMT5=1)
31    //cond(4)_op(2)_I(1)_PUBW(4)_L(1)_Rn(4)_Rd(4)_src(12)
32    mem[11] <= 32'b0000_01_0_0000_0_0010_0001_0000000000000000;//STR
33    mem[12] <= 32'b0000_01_0_0001_0_0010_0011_0000000000000000;//LDR1
34    mem[13] <= 32'b0000_01_1_0001_0_0010_0011_000000001000;//LDR2
```




Note: At the beginning, it is doing Arithmetic operations in the previous part.

```

mem[11] <= 32'b0000_01_0_0000_0_0010_0001_000000000001;//STR R1, [R2]
mem[12] <= 32'b0000_01_0_0001_0_0010_0011_000000000000;//LDR R3, [R2]
mem[13] <= 32'b0000_01_1_0001_0_0010_0011_000000001000;//MOV R3, #8

```

Initial of these instructions (at about 175 ps , you can check where OP_sig_sig=01), R1=0100 ; R2=1000; and R4 has 0110 in binary format. At first R1 is written to [R2] then it is taken into R3. After that, R3 is assigned to 8 in decimal.




```

//cond(4)_op(2)_A(1)_B(1)_SRC(24)
mem[14] <= 32'b0000_10_0_0_000000000000000000000000001100;//B 19
mem[15] <= 32'b0000_00_0_0000_0_0000_0000_000000010000;//Location that will be used in LDR/STR
mem[16] <= 32'b0;//EMPTY LOCATION
mem[17] <= 32'b0;//EMPTY LOCATION
mem[18] <= 32'b0000_00_0_0_00000000000000000000000000110; //BL 49
mem[19] <= 32'b0000_00_0_0_000000000000000000000000001111; //ADD R3,R2,R1
for(i=20;i<48;i=i+1)

```

Branch instruction at the location 14 will move PC to 19. Check the figure below. At about 235 ps, where OP_sig == 10, PC is showing 14. (check currInstr_sig at the bottom). Then after executing this branch instruction (at 250ps), it went to instruction of 00..00111 , which is the mem[19].

Also, I was not be able to implement branch with conditions 😞.



1.2.2 Validation of Operation via Microprogrammed Control (30% Credits)

1. Write a subroutine that get an 8-bit number and computes its 2's complement.


```
MOV R1, #INPUT
```

```
MOV R2, #0
```

```
SUB R3,R2,R1
```

```
//Result is in R3
```

EX: (INPUT IS 0100)



2. Write a subroutine that computes the sum of an array of numbers and stores it in a memory location. The length of the array is constant and can be taken as 5.

Since I couldn't implement Branch with condition flags, I will be solving this problem with a long method 😞

```
MOV R1, #inputLocation  
MOV R3,#4  
MOV R2,#0  
LDR R4,[R1]    //Get the number from array  
ADD R1,R1,R3  //Increment Location  
ADD R2,R2,R4  //Update counter  
LDR R4,[R1]    //Get the number from array  
ADD R1,R1,R3  //Increment Location  
ADD R2,R2,R4  //Update counter  
LDR R4,[R1]    //Get the number from array  
ADD R1,R1,R3  //Increment Location  
ADD R2,R2,R4  //Update counter  
LDR R4,[R1]    //Get the number from array  
ADD R1,R1,R3  //Increment Location  
ADD R2,R2,R4  //Update counter  
LDR R4,[R1]    //Get the number from array  
ADD R1,R1,R3  //Increment Location
```

```
ADD R2,R2,R4 //Update counter  
STR R2,[R1]  
  
//Result is at the end of array and in the R2
```

Ex:


In the example loop is:

```
LDR R3,[R1]  
ADD R1,R1,R4  
ADD R2,R2,R3
```

And input is 0, therefore array is:

```
mem[0] <= 32'b0000_00_0_0000_0_0000_0000_000000000010;//array of first element  
mem[1] <= 32'b0000_00_0_0000_0_0000_0000_00000000100;//XX  
mem[2] <= 32'b0000_00_0_0000_0_0000_0000_000000001000;//XX  
mem[3] <= 32'b0000_00_0_0000_0_0000_0000_0000000010000;//XX  
mem[4] <= 32'b1;//XXX
```

And output is: (See the R2 value as counter, at the end it gives red line, which means in board implementation it will be crushed at the final element 😞)



3. Write a subroutine that determines the evenness/oddity of a 8-bit number, $n_7n_6n_5n_4n_3n_2n_1n_0$. If odd, the expected output is $n_4n_3n_2n_10n_7n_6n_5$, otherwise, $0n_4n_3n_2n_1000$.

```
MOV R1,#input
MOV R2,#0
STR R1,[R2]      //Store the input
LSR R1,#1        //Taking last bit -1
LSL R1,#1        //Taking last bit -2
LDR R3,[R2]      //Take the original one
SUBS R1,R1,R3   //Taking last bit -3 (if Z)
BEQ Even         //Branch if it is zero
LSR R3,#1        //Odd Case 1 (get rid of n0)
LSL R3,#1        //Odd Case 2 (get rid of n0)
ROL R3,#3        //Odd Case 3 (Rotate left 3 times)
B Exit           //Exit
Even  LSR R3,#1 //Even Case 1
          LSL R3,#4 //Even Case 2
          LSR R3,#1 //Even Case 3
Exit   B Exit
```

However, I do not have branch with condition. 😞 Therefore, I will be assuming all inputs are odd.

EX:

Let's say we have 10101010 (and assuming it is odd as I mentioned). The result is shown below (10100010, check R1_sig_sig)

