```
module ALUtb#(parameter W=4);
 1
 3
     reg clktb;
     reg [3:0] Atb;
 4
 5
     reg [3:0] Btb;
 6
     reg [2:0] ALUcntrltb;
     reg [3:0] Oexp;
 8
     reg COexp;
 9
     reg OVFexp;
10
     reg Nexp;
11
     reg Zexp;
12
     reg [31:0] vectornum, errors;
13
     reg [18:0] testvectors[9:0];
14
     wire [3:0] Otb;
15
     wire COtb;
16
     wire OVFtb;
17
     wire Ntb;
18
     wire Ztb;
19
20
     ALU dut(.A(Atb),.B(Btb),.ALUcntrl(ALUcntrltb),
21
               .O(Otb),.CO(COtb),.OVF(OVFtb),.N(Ntb),.Z(Ztb));
22
     // To generate clock cycles
23
     always
24
     begin
25
        clktb=~clktb;
26
        #5;
27
     end
28
29
     // To read vectors
30
    initial
31
     begin
32
        clktb=1;
33
        $readmemb("ALUtb.tv", testvectors);
34
        vectornum = 0;
35
        errors = 0;
36
     end
37
     \ensuremath{//} Test Vectors are read and operated at pos edges
38
        always @ (posedge clktb)
39
        begin
40
           #1;
41
            {Atb, Btb, ALUcntrltb, Oexp, COexp, OVFexp, Nexp, Zexp} = testvectors[vectornum];
42
        end
43
     // Test Vector Output and Expect are compared at neg edges
44
        always @ (negedge clktb)
45
        begin
46
           if (Otb != Oexp)
47
           begin
48
               $display("Error: input = %b %b", Atb, Btb);
49
               $display("O outputs = %b (%b expected)",Otb,Oexp);
50
              errors= errors +1;
51
           end
52
           if (COtb != COexp)
53
           begin
               $display("Error: input = %b %b", Atb, Btb);
54
55
               $display("CO outputs = %b (%b expected)", COtb, COexp);
56
               errors= errors +1;
57
           end
58
           if (OVFtb != OVFexp)
59
           begin
               $display("Error: input = %b %b", Atb, Btb);
60
61
               $display("OVF outputs = %b (%b expected)",OVFtb,OVFexp);
62
              errors= errors +1;
63
           end
64
           if (Ntb != Nexp)
65
           begin
               $display("Error: input = %b %b", Atb, Btb);
66
```

```
$display("N outputs = %b (%b expected)", Ntb, Nexp);
67
68
              errors= errors +1;
69
          end
70
          if(Ztb != Zexp)
71
          begin
72
              $display("Error: input = %b %b", Atb, Btb);
73
              $display("Z outputs = %b (%b expected)", Ztb, Zexp);
74
              errors= errors +1;
75
          end
   // Increment array index
76
77
          vectornum = vectornum + 1;
78
          if(testvectors[vectornum] == 4'bx)
79
80
              $display("%d tests completed with %d errors", vectornum, errors);
              $stop; // End simulation
81
82
           end
83
        end
84
   endmodule
85
86
87
88
89
90
91
92
93
94
95
96
97
```

Revision: ALU