01_TOP.SchDoc

LEGEND

DEBUG

CLOCKS


IO

MEMORY

DUT

POWER

MISC



02_RSVD.SchDoc

RESERVED PAGE


03_RSVD.SchDoc

RESERVED PAGE


04_RSVD.SchDoc

RESERVED PAGE


05_FPGA_HVIO.SchDoc




06_FPGA_HSIO_B1.SchDoc



07_FPGA_HSIO_B2.SchDoc




08_FPGA_HSIO_B3.SchDoc




09_FPGA_HSIO_B4.SchDoc




10_FPGA_PWR.SchDoc







11_MEM_HYPERRAM_FLASH.SchDoc




12_MEM_DDR3.SchDoc




13_IO_ETH.SchDoc





14_IO_MIPI.SchDoc





15_IO_USB.SchDoc












16_IO_LVDS.SchDoc


THIS PAGE WAS INTENTIONALLY LEFT BLANK

17_IO_HEADERS.SchDoc


THIS PAGE WAS INTENTIONALLY LEFT BLANK

18_PWR_INPUT.SchDoc





19_PWR_VRS.SchDoc




20_CLOCKS.SchDoc


PLL Timing


Symbol	Parameter	Min	Тур	Max	Units	
 FIN	Input clock frequency	 16		l 800	MHz	ı
FOUT	Output clock frequency	0.1342	-	1.000	MHz	İ
FVCO	PLL VCO frequency	2.200	-	5.500	MHz	
FPLL	Post-divider PLL VCO frequency	-	-	4.000	MHz	
FPFD	Phase frequency detector input frequency	16	· _	800	MHz	ĺ

OPTION #0 - LOCAL PLL



OPTION #1 - SMA (CAN ALSO BE USED FOR PLL PROBING)







21_RESET_MISC.SchDoc

