```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/17/2023 01:58:07 PM
// Design Name:
// Module Name: Ring Counter
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Ring Counter(
   input Advance,
   input clk,
   output [3:0] Ring out
   );
   FDRE #(.INIT(1'b1)) b0 ff (.C(clk), .R(1'b0), .CE(Advance), .D(Ring out[3]),
.Q(Ring out[0]));
   FDRE #(.INIT(1'b0)) b1 ff (.C(clk), .R(1'b0), .CE(Advance), .D(Ring out[0]),
.Q(Ring out[1]));
   FDRE \#(.INIT(1'b0)) b2 ff (.C(clk), .R(1'b0), .CE(Advance), .D(Ring out[1]),
.Q(Ring_out[2]));
   FDRE \#(.INIT(1'b0)) b3 ff (.C(clk), .R(1'b0), .CE(Advance), .D(Ring out[2]),
.Q(Ring out[3]));
endmodule
```