```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 10/10/2023 01:16:42 PM
// Design Name:
// Module Name: hex7seg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module hex7seg(
                    input [3:0] n,
                   output [6:0] seg
                   );
//
                    assign seg[0] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) | (\sim n[3] \& n[2] \& \sim n[1] \& \sim n[0])
| (n[3] \& \neg n[2] \& n[1] \& n[0]) | (n[3] \& n[2] \& \neg n[1] \& n[0]);
//
                    assign \ seg[1] = (\nline n[3] \& n[2] \& \nline n[0]) \ | \ (\nline n[3] \& n[2] \& n[1] \& \nline n[0]) \ |
(n[3] \& \neg n[2] \& n[1] \& n[0]) | (n[3] \& n[2] \& \neg n[1] \& \neg n[0]) | (n[3] \& n[2] \& n[1] \& n[1] & n[2] & n[2] & n[2] & n[3] & n[3
\sim n[0]) | (n[3] \& n[2] \& n[1] \& n[0]);
//
                               С
                    assign seg[2] = (\sim n[3] \& \sim n[2] \& n[1] \& \sim n[0]) | (n[3] \& n[2] \& \sim n[1] \& \sim n[0]) |
(n[3] \& n[2] \& n[1] \& \sim n[0]) | (n[3] \& n[2] \& n[1] \& n[0]);
//
                    assign seg[3] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) | (\sim n[3] \& n[2] \& \sim n[1] \& \sim n[0])
| (\sim n[3] \& n[2] \& n[1] \& n[0]) | (n[3] \& \sim n[2] \& \sim n[1] \& n[0]) | (n[3] \& \sim n[2] \& n[0]) | (n[3] \& n[0]) |
n[1] \& \neg n[0]) | (n[3] \& n[2] \& n[1] \& n[0]);
//
                    assign seg[4] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) | (\sim n[3] \& \sim n[2] \& n[1] \& n[0]) |
(\sim n[3] \& n[2] \& \sim n[1] \& \sim n[0]) | (\sim n[3] \& n[2] \& \sim n[1] \& n[0]) | (\sim n[3] \& n[2] \& n[0]) | (\sim n[3] \& n[0]) | (\sim n[
n[1] \& n[0]) | (n[3] \& \sim n[2] \& \sim n[1] \& n[0]);
//
                                f
                    assign seg[5] = (\sim n[3] \& \sim n[2] \& \sim n[1] \& n[0]) | (\sim n[3] \& \sim n[2] \& n[1] \& \sim n[0])
```

```
| (~n[3] & ~n[2] & n[1] & n[0]) | (~n[3] & n[2] & n[1] & n[0]) | (n[3] & n[2] &
~n[1] & n[0]);
// g
    assign seg[6] = (~n[3] & ~n[2] & ~n[1] & ~n[0]) | (~n[3] & ~n[2] & ~n[1] & n[0])
| (~n[3] & n[2] & n[1] & n[0]) | (n[3] & n[2] & ~n[1] & ~n[0]);
endmodule
```