Cole Schreiner
Due 12/08/2023
CSE100/L - F23 Logic Design Laboratory
Lab Section: 03
Professor Martine Schlag
University of California, Santa Cruz

Lab 6 Report - Osmosis

Description

The objective of this lab was to engineer several state machines for the implementation of a game called "Osmosis". This was accomplished by implementing a series of circuits in Vivado through Verilog code. This involved creating several state machines to govern the physics and rules of the game, with the ultimate goal of implementing and testing the circuit on the BASYS3 board.

The game utilizes much more of the BASYS3 board's capabilities. In Previous labs, we used buttons, switches, LEDs, and seven-segment displays. In this lab, we took it a step further and employed the VGA output on the board to play the game from a monitor. The game begins when the player presses the up button (btnU) to trigger the "Go" state of the state machine. From here, 4 blue balls and 4 red balls begin to move on the screen, bouncing when they hit a wall. There is a line going down the middle which controls the "membrane" and allows certain colored balls to pass through or bounce off of it. The core aspect of this game is trying to separate the red and blue balls on the screen before the timer runs out.

Design

Top_Level

The "Top_Level" module serves as the central hub for interconnecting all of the components of the game. It encompasses the integration of all modules: the game's state machines, creating size and rules for the balls, creating the screen region to display, and a multitude of counters and flip-flops.

As you can see from the diagram below, the entirety of the game is controlled by several input signals: the clock (clkin), 4 buttons (btnU, btnR, btnL, btnD), and the board's switches (sw[15:0]). The outputs of the Top_Level module are all indicators to the player about what is happening in the game. That is, the LEDs tell the player which switches are on, the anodes which light up the 7-segment displays are responsible for displaying the timer, and the display monitor which encompasses the game's visuals.

The majority of the Top_Level module is wiring together all of the various components inside of it through the use of wires as well as plugging in each component's inputs and outputs into each other. This wiring creates the entirety of the project so that all modules can work together; we need the rule for the game, rules for the ball, a way to make 8 balls riven their rules, borders for the display, etc. 3 essential parts of Top_Level are the 16-bit counters I implemented for the various timers of the game. Below is an example of code showing these counters:

```
        // -> // 1 second counter
    wire Second1_out, Second1_dtc;
    wire [15:0] Second1;
    Counter_16Bit AsingleSecond (.clk(clk), .UP(1'b0), .DW(frame),
.LD(Second1_dtc), .sw(16'd60), .Q(Second1), .UTC(), .DTC(Second1_dtc));
```

```
            // -> // 8 second timer at the start
        wire Second8, Second8_out, Second8_dtc;
        Counter_16Bit Counter16bit (.clk(clk), .UP(1'b0), .DW(frame),
.LD(CountingDown), .sw(16'd480), .Q(Second8_out), .UTC(),
.DTC(Second8_dtc));


            // -> // Game Timer
        wire [15:0] GameCount_out, TimeAnode;
        Counter_16Bit GameCountdownTimer (.clk(clk), .UP(1'b0),
.DW((Second1 == 16'd0) & Play), .LD(Go), .sw({8'd0, sw[15:8]}),
.Q(TimeAnode), .UTC(), .DTC(GameCountdown));
```

The 1-second counter, denoted by "Second1", operates based on the clock signal (clk) and the frame signal. It counts down from a preset value (60) and facilitates timekeeping within the game.

The 8-second timer (Second8) ensures a smooth start to the game. It counts down from a preset value (480) upon initialization, providing a brief window before the game actually begins.

The game countdown timer, represented by "GameCountdownTimer", is intricately connected to various game conditions. It counts down from the value specified by the switches (sw[15:8]) and is loaded based on game initiation (Go). Its functionality is tied to the overall game state, ensuring accurate timekeeping during gameplay.

In the following sections, I will discuss more of the logic behind these components and how they interact with each other to form the visual game as we see it.

GameState

GameState is a state machine module responsible for the rules of the game. It is the core logic behind what has happened, what is happening, and what will be happening in terms of the game's overall mechanics. It orchestrates the transitions between the game's various states and functions. The system exists in a specific state at any given time, transitioning to other states in response to external inputs while generating outputs based on its current state.

This module was fairly simple to create from memory as it operates based on five key states: Chill, Go, Play, Win, and Lose as you can see in my code segment below:

```
            // Chill
        assign NS[0] = (PS[0] & ~btnU) | (PS[3] & btnU) | (PS[4] &
btnU);
```

```
          // Go (lasts 8 seconds long) -  Flash Borders, Load/show
timer, Move balls
          assign NS[1] = (PS[0] & btnU) | ( PS[1] & ~TimeUp);
             // Play (after 8 seconds) -
          assign NS[2] = (PS[1] & TimeUp) | (PS[2] & ~GameCountdown &
~Win);

          // Win when blue and red balls are separated
          assign NS[3] = (PS[2] & Win) | (PS[3] & ~btnU);
             // Lose
          assign NS[4] = (PS[2] & GameCountdown & ~Win) | (PS[4] & ~btnU);
```

Additionally, a visual representation of this code can be seen from my state machine diagram below:

"Chill" is the starting state and is simply awaiting input from the player to press btnU to start the game. From there it moves on to "Go" which starts an 8-second countdown setting up the game. In this state, it flashes the borders of the screen, removes the middle membrane, displays the timer on the anodes, and begins the balls' movement. After the 8 seconds are up, the flashing stops, the anodes start counting down on the seven-segment displays, and the middle membrane appears again. Here we are in the "Play" state. It is up to the player to press the left and right buttons on the board in order to separate the red and blue balls on either half of the screen before the timer runs out (as decided by the switches which add more time per round). The

membrane is initially purple as both red and blue membranes are visible, allowing no balls to pass through. The player can press the left or right buttons, which will turn off the blue or red membranes. Red balls can pass through the blue membrane and blue balls can pass through the red membrane. If the player separates the red balls from the blue balls before the timer runs out, the state machine transitions to the "Win" state in which the timer stops and the border flashes. If however, the player is unable to separate the balls before time runs out, we transition to the "Lose" state and the timer anodes will flash indicating the player has lost that round. The Win and Lose states will remain until the player either starts a new round by pressing btnU, or the player can reset the game entirely using btnC (which resides in the Top_Level module).

Ball

The "Ball" module creates a state machine for what the balls should do when they reach a boundary. For example, if a ball hits the top border, it could be coming from the left or from the right. If the ball hits the top and is coming from the right, it transitions states so that it will continue moving right but must change course and move downwards.

```
//  State Machine
        // Chill / Start / Go
    assign NS[0] = PS[0] & ~Go;
        // Down-Right    Top/Left    Start
    assign NS[1] = (PS[0] & Go)                | (PS[1] & ~Bottom & ~Right)
| (PS[2] & Top & ~Right)    | (PS[3] & ~Bottom & Left) | (PS[4] & Top &
Left);
        // Up-Right      Bottom/Left
    assign NS[2] = (PS[1] & Bottom & ~Right) | (PS[2] & ~Top & ~Right)
| (PS[3] & Bottom & Left)    | (PS[4] & ~Top & Left);
        // Down-Left    Top/Right
    assign NS[3] = (PS[1] & ~Bottom & Right) | (PS[2] & Top & Right)
| (PS[3] & ~Bottom & ~Left) | (PS[4] & Top & ~Left);
        // Up-Left       Bottom/Right
    assign NS[4] = (PS[1] & Bottom & Right)  | (PS[2] & ~Top & Right)
| (PS[3] & Bottom & ~Left)  | (PS[4] & ~Top & ~Left);
```

As you can see from the above code, all walls are taken into account, including the direction the ball is heading it where it will move to next. This module is called by the "Balls_Moving" module to use these rules and apply it to a physical shape. This can be seen in my state machine below:

Balls_Moving

Balls_Moving is responsible for the sizing and shape of the 8 balls I create in Top_Level as well as creating the logic and shape of the membranes that the balls interact with. The size and shape of the membranes can be seen below:

```
// Invisible membrane, No membrane, Purple membrane
wire [3:0] MemInvis, MemNone;
assign MemInvis = ((Hpixel >= 16'd316) & (Hpixel <= 16'd323) & (Vpixel
<= 16'd471) & (Vpixel >= 16'd8)) & ShowMem;
assign MemPurp =  (MemInvis & ~btnR & ~btnL);
assign MemBlue =  (MemInvis & ~btnL);
assign MemRed =   (MemInvis & ~btnR);
```

The "MemInvis" is an invisible membrane responsible for the size and shape the the membrane's edges. Red, blue, and purple are the membrane's colors when manipulated by certain buttons on our board. The buttons essentially enable or disable those boarders.

This module also contains rules for when a ball is at the top, bottom, left, and right edges but the most important part of this module is the creation of the balls below:

```
    Counter_16Bit Ball1x (.clk(clk), .UP(Upx & frame), .DW(Downx &
frame), .LD(Count), .sw(BallStartx), .Q(Posx));
    Counter_16Bit Ball1y (.clk(clk), .UP(Upy & frame), .DW(Downy &
frame), .LD(Count), .sw(BallStarty), .Q(Posy));
```

```
    //---------------------- Making Ball #1 ----------------------\\
(Red)
    Ball MakinBall_1 (.clk(clk), .Go(btnU), .Top(Top), .Bottom(Bottom),
.Left(Left), .Right(Right),
                        .Count(Count), .Upx(Upx), .Upy(Upy),
.Downx(Downx), .Downy(Downy), .NS(NS));
    assign MakeBall = ((Posx <= Hpixel) & (Hpixel <= Posx + 16'd16) &
(Posy <= Vpixel) & (Vpixel <= Posy + 16'd16));
```

The "Balls_Moving" module must call the module "Ball" in order to take into account the rules for the balls and how they are supposed to interact with the display region. Next, I will be discussing the active region of the display.

Pixels

The "Pixels" module is my VGA controller which is responsible for measuring out the active region of the display. It uses two 16-bit counters in conjunction with multiple constraints for the size and active region the pixels are allotted to display on. This is crucial for the game to run properly so that the player can visually see what is happening in the game in order to interact with it. Additionally, after creating the pixel address module for this lab, I moved on to creating the borders as a natural next step.

Borders

The "Borders" module is called in Top_level as has the sole purpose of being the boundary for all 8 balls to stay within the game's display region. This module is very simple as it simply creates a green wall running along the top, bottom, left, and right edges of the active region. The balls are not allowed to cross the border under any circumstances. The borders are simply a size region as defined below:

```
        assign HborderStart = 16'd632;       // Start of right side
border (green wall)
        assign HborderEnd   = 16'd639;       // Length
        assign VborderStart = 16'd472;       // Start of bottom border
        assign VborderEnd   = 16'd479;       // Height
```

There are some additional details in my code which assign these values to create the thickness of the border walls.

Conclusion

This lab, like many of the past labs, was extremely difficult. Specifically, wiring together the Top_Level and the logic behind the state machines had given me the most

trouble. Unfortunately, nearing the end of the project was extremely difficult to test as it required changing only a few lines of code but generating the bitstream every time took several minutes. By testing my code extensively, I was able to better understand the importance of creating a state machine. Additionally, I had to make small incremental changes to navigate through the project's substantial scope without becoming overwhelmed. In the end, my final product worked exactly as we were assigned and I had no trouble completing all aspects of this lab. If I did this lab again, I would have liked to have had the time to start earlier so that I could take a slower pace. In the end, I found that moving slower made me faster overall as I had fewer errors and mistakes to hunt down. I only wish that generating bitstream was a faster process.

Appendix

Fig. 1 Ball State Machine

Fig. 2 Game State Machine

Fig. 3 Schematic

Fig. 4 Simulation in which the Vsync (vertical sync signal) goes low

Fig. 5 Implemented Design

Fig. 6 Timing Summary pt. 1

Fig. 7 Timing Summary pt. 2

As you can see from the timing summaries above, there are no red values and the Worst Negative Slack and Worst Hold Slack are both positive indicating that I am meeting the constraint. Fig. 7 shows that the external clock 100MHz 'sys_clk_pin' from the Basys 3 board is within range and the same goes for my 25MHz clock 'clk_out1_clk_wiz_0' which comes from the 'clk' port of the 'labVGA_clks' module.

```verilog
`timescale 1ns / 1ps


module Pixels(
    input clk,

    output [15:0] Horiz,
    output [15:0] Vert,
    output Vsync,
    output Hsync,

    output Active_Region
    );

    wire [15:0] Vout, Hout;

    // edge boundaries to loop back around
    wire [15:0] HboundStart, HboundEnd;
    wire [15:0] VboundStart, VboundEnd;
    // Vbound is bottom boundaries going vertically down
    assign VboundStart = 16'd489;
    assign VboundEnd = 16'd490;
    // Hbound is right boundaries going horizontally right
    assign HboundStart = 16'd655;
    assign HboundEnd = 16'd750;
    // Edge of entire screen area
    wire [15:0] Vedge, Hedge;
    // Absolute bottom edge of frame area
    assign Vedge = 16'd524;
    // Absolute right edge of frame area
    assign Hedge = 16'd799;

    // Active region
    wire ActiveH, ActiveV;
    assign ActiveH = (Hout < 16'd640);
    assign ActiveV = (Vout < 16'd480);
    assign Active_Region = ActiveH && ActiveV;

    Counter_16Bit Horizontally (.clk(clk), .UP(1'b1),         .DW(1'b0), .LD(Hedge
== Hout),                    .sw(16'h0000), .Q(Hout));
    Counter_16Bit Vertically   (.clk(clk), .UP(Hedge == Hout), .DW(1'b0), .LD(Vedge
== Vout & Hedge == Hout), .sw(16'h0000), .Q(Vout));

    assign Hsync = (Hout < HboundStart) || (Hout > HboundEnd);
    assign Vsync = (Vout < VboundStart) || (Vout > VboundEnd);
```

```verilog
    assign Horiz = Hout;
    assign Vert = Vout;



endmodule
```

```verilog
`timescale 1ns / 1ps


module Border(
    input clk,
    input [15:0] Horizontal, Vertical,   // Horizontal is thickness of left and right
                                         // Vertical   is thickness of top and bottom

    output top, bottom, left, right,
    output GreenWall
    );


    // Active region size
    wire [15:0] HborderStart, HborderEnd, VborderStart, VborderEnd, zero;
    assign zero = 16'd0;
    assign HborderStart = 16'd632;       // Start of right side border (green wall)
    assign HborderEnd   = 16'd639;       // Length
    assign VborderStart = 16'd472;       // Start of bottom border
    assign VborderEnd   = 16'd479;       // Height


    assign top =     ((Horizontal >= zero) & (Horizontal <= HborderEnd)      &
(Vertical   >= zero)             & (Vertical   <= 16'd7));
    assign bottom = ((Horizontal >= zero) & (Horizontal <= HborderEnd)      &
(Vertical   >= VborderStart)  & (Vertical   <= VborderEnd));
    assign left =    ((Vertical   >= zero) & (Vertical   <= VborderEnd)      &
(Horizontal >= zero)          & (Horizontal <= 16'd7));
    assign right =  ((Vertical   >= zero) & (Vertical   <= VborderEnd)      &
(Horizontal >= HborderStart)  & (Horizontal <= HborderEnd));


    assign GreenWall = (top | bottom | left | right);
endmodule
```

```verilog
`timescale 1ns / 1ps


module Ball(
    input clk, Go,
    input Top, Bottom, Left, Right,     // State Machine states


    output Count, Upx, Upy, Downx, Downy,
    output [4:0] NS
    );
        wire [4:0] PS;         // Present State


//  State Machine
        // Chill / Start / Go
    assign NS[0] = PS[0] & ~Go;
        // Down-Right   Top/Left    Start
    assign NS[1] = (PS[0] & Go)               | (PS[1] & ~Bottom & ~Right)   | (PS[2]
& Top & ~Right)    | (PS[3] & ~Bottom & Left) | (PS[4] & Top & Left);
        // Up-Right     Bottom/Left
    assign NS[2] = (PS[1] & Bottom & ~Right) | (PS[2] & ~Top & ~Right)        | (PS[3]
& Bottom & Left)    | (PS[4] & ~Top & Left);
        // Down-Left    Top/Right
    assign NS[3] = (PS[1] & ~Bottom & Right) | (PS[2] & Top & Right)         | (PS[3]
& ~Bottom & ~Left) | (PS[4] & Top & ~Left);
        // Up-Left      Bottom/Right
    assign NS[4] = (PS[1] & Bottom & Right)  | (PS[2] & ~Top & Right)        | (PS[3]
& Bottom & ~Left)  | (PS[4] & ~Top & ~Left);


// FlipFlops to store ball position
    FDRE #(.INIT(1'b1)) BallStorage_0 (.C(clk), .CE(1'b1), .R(1'b0), .D(NS[0]),
.Q(PS[0]));        //Start State
    FDRE #(.INIT(1'b0)) BallStorage_1to4 [4:1] (.C({4{clk}}), .R({4{1'b0}}),
.CE({4{1'b1}}), .D(NS[4:1]), .Q(PS[4:1]));


    assign Count = (PS[0]);
    assign Upx =   (PS[1] | PS[2]);
    assign Upy =   (PS[1] | PS[3]);
    assign Downx = (PS[3] | PS[4]);
    assign Downy = (PS[2] | PS[4]);


endmodule
```

```verilog
`timescale 1ns / 1ps


module Balls_Moving(
    input clk, btnU, btnR, btnL,
    input BallRed, BallBlue,
    input ShowMem,
    input [15:0] BallStartx, BallStarty,
    input [15:0] Hpixel, Vpixel,
    input frame,

    output MemBlue, MemRed, MemPurp, // Blue and Red Membranes
    output [3:0] vgaRed, vgaGreen, vgaBlue,

    output [15:0] Ballx, Bally,

    output MakeBall,
    output [4:0] NS
    );
    wire [4:0] PS;


    wire [15:0] BallEdgeLeft, BallEdgeRight, TopEdge, BottomEdge;
    // Top left corner of ball is (0,0) so need to subtract 16 from left side of
membrane to see when it touches the right side of the ball
    assign BallEdgeLeft = 16'd300;       // Ball left edge when touching membrane
left edge
    assign BallEdgeRight = 16'd323;      // Ball right edge when touching membrane
right edge
    assign TopEdge = 16'd8;        // Edge of top border
    assign BottomEdge = 16'd471;    // Edge of bottom border


    // Invisible membrane, No membrane, Purple membrane
    wire [3:0] MemInvis, MemNone;
    assign MemInvis = ((Hpixel >= 16'd316) & (Hpixel <= 16'd323) & (Vpixel <=
16'd471) & (Vpixel >= 16'd8)) & ShowMem;
    assign MemNone =  (MemInvis & btnR & btnL);
    assign MemPurp =  (MemInvis & ~btnR & ~btnL);
    assign MemBlue =  (MemInvis & ~btnL);
    assign MemRed =   (MemInvis & ~btnR);


    wire MemLeftRed, MemLeftBlue, MemLeftPurp, MemRightRed, MemRightBlue, MemRightPurp
    ///////////////////////        Making Ball sizing stuff
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
                wire [15:0] Posx;
                wire [15:0] Posy;
```

```verilog
                assign Ballx = Posx;
                assign Bally = Posy;
    assign MemLeftRed =      (Posx == 16'd300) & MemRed;
    assign MemRightRed =     (Posx == 16'd323) & MemRed;
    assign MemLeftBlue =     (Posx == 16'd300) & MemBlue;
    assign MemRightBlue =    (Posx == 16'd323) & MemBlue;
    // These 2 Purples are unnecessary
    assign MemLeftPurp =     (Posx == 16'd300) & MemPurp;
    assign MemRightPurp =    (Posx == 16'd323) & MemPurp;


        wire Count, Upx, Upy, Downx, Downy;
        wire Top, Bottom, Left, Right;


    assign Top =     (Posy == 16'd8);
    // 455 because ball top left corner is (0,0) so subtract 16 from bottom border ed
    assign Bottom = (Posy == 16'd455);
    // | MemRightBlue);
    assign Left =    (Posx == 16'd8)   | ((BallRed & MemRightRed) | (BallBlue &
MemRightBlue) | MemRightPurp);
    // | MemLeftBlue);        // 608 because ball top left corner is (0,0) so subtract
16 from right border edge (640-16-16=608)
    assign Right =  (Posx == 16'd608) | ((BallRed & MemLeftRed)  | (BallBlue &
MemLeftBlue)  | MemLeftPurp);




        Counter_16Bit Ball1x (.clk(clk), .UP(Upx & frame), .DW(Downx & frame),
.LD(Count), .sw(BallStartx), .Q(Posx));
        Counter_16Bit Ball1y (.clk(clk), .UP(Upy & frame), .DW(Downy & frame),
.LD(Count), .sw(BallStarty), .Q(Posy));



    //---------------------- Making Ball #1 ----------------------\\ (Red)
    Ball MakinBall_1 (.clk(clk), .Go(btnU), .Top(Top), .Bottom(Bottom), .Left(Left),
.Right(Right),
                    .Count(Count), .Upx(Upx), .Upy(Upy), .Downx(Downx),
.Downy(Downy), .NS(NS));
    assign MakeBall = ((Posx <= Hpixel) & (Hpixel <= Posx + 16'd16) & (Posy <=
Vpixel) & (Vpixel <= Posy + 16'd16));



endmodule
```

```verilog
`timescale 1ns / 1ps


module GameState(
    input clk, btnU, TimeUp, //(8 Seconds)
        GameCountdown,
        Win,

    output Chill, Go, Play,
        ShowMem,
        ShowCountdown,
        CountingDown,
        LDTime,
        FlashTime,
        FlashBorder,
    // output [4:0] NS,
    output [4:0] PS
    );
    wire [4:0] NS;
    // wire [4:0] PS;


        // Chill
    assign NS[0] = (PS[0] & ~btnU) | (PS[3] & btnU) | (PS[4] & btnU);
        // Go (lasts 8 seconds long) -  Flash Borders, Load/show timer, Move balls
    assign NS[1] = (PS[0] & btnU) | ( PS[1] & ~TimeUp);
        // Play (after 8 seconds) -
    assign NS[2] = (PS[1] & TimeUp) | (PS[2] & ~GameCountdown & ~Win);
        // Win when blue and red balls are sepparated
    assign NS[3] = (PS[2] & Win) | (PS[3] & ~btnU);
        // Lose
    assign NS[4] = (PS[2] & GameCountdown & ~Win) | (PS[4] & ~btnU);


        assign Go = (PS[0] & btnU);
        assign ShowMem = (~PS[0] & ~PS[1]);
        assign CountingDown = (PS[0] & btnU);
        assign ShowCountdown = PS[2];
        assign Play = PS[2];
        assign FlashTime = PS[1] | PS[4];
        assign FlashBorder = PS[1] | (Win & ~btnU);

//  FlipFlops to store ball position
    FDRE #(.INIT(1'b1)) BallStorage_0 (.C(clk), .CE(1'b1), .R(1'b0), .D(NS[0]),
.Q(PS[0]));         //Start State
    FDRE #(.INIT(1'b0)) BallStorage_1to4 [4:1] (.C({4{clk}}), .R({4{1'b0}}),
.CE({4{1'b1}}), .D(NS[4:1]), .Q(PS[4:1]));
```

endmodule

```verilog
`timescale 1ns / 1ps


module Top_Level(
    input btnU, btnD, btnC, btnL, btnR,      // btnC is global reset (not btnR)
    input [15:0] sw,
    input clkin,

    output dp,
    output [6:0] seg,
    output [3:0] an,
    output [15:0] led,

    output Hsync, Vsync,
    output [3:0] vgaBlue,
    output [3:0] vgaGreen,
    output [3:0] vgaRed
    );

    wire clk, digsel;
    labVGA_clks not_so_slow (.clkin(clkin), .greset(btnC), .clk(clk), .digsel(digsel)


    wire btnU_Click, btnD_Click, btnC_Click, btnL_Click, btnR_Click;
    FDRE #(.INIT(1'b0)) buttonU (.C(clk), .R(1'b0), .CE(1'b1), .D(btnU),
.Q(btnU_Click));
    FDRE #(.INIT(1'b0)) buttonD (.C(clk), .R(1'b0), .CE(1'b1), .D(btnD),
.Q(btnD_Click));
    FDRE #(.INIT(1'b0)) buttonC (.C(clk), .R(1'b0), .CE(1'b1), .D(btnC),
.Q(btnC_Click));
    FDRE #(.INIT(1'b0)) buttonL (.C(clk), .R(1'b0), .CE(1'b1), .D(btnL),
.Q(btnL_Click));
    FDRE #(.INIT(1'b0)) buttonR (.C(clk), .R(1'b0), .CE(1'b1), .D(btnR),
.Q(btnR_Click));



 ///////////////////////////////             Pixel Address Stuff
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
    wire [15:0] Vrow, Hcol;
    wire [3:0] Red, Green, Blue;
    wire Active_Region;
    Pixels PixelAddress (.clk(clk), .Vert(Vrow), .Horiz(Hcol), .Hsync(Hsync),
.Vsync(Vsync), .Active_Region(Active_Region));
////////////////////////////////////////////////////////////////////////////////
/////////
```

```verilog
////////////////////////////////////                  Border Stuff
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
    wire border;
    Border TheBorder (.clk(clk), .GreenWall(border), .Horizontal(Hcol),
.Vertical(Vrow));

////////////////////////////////////                  Frame
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
    wire frame;
    Edge_Detector TheFrame (.clk(clk), .btnU(Vsync), .Edge_out(frame));




////////////////////////////////////              Game State Machine    (Chill -> Go -> Play
-> Win -> Lose)          \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
            // Inputs
                wire TimeUp, //(8 Seconds)
                    GameCountdown,
                    Win;

            // Outputs
                wire Chill, Go, Play,
                    ShowMem,
                    ShowCountdown,
                    CountingDown,
                    LDTime,
                    FlashTime,
                    FlashBorder;
                wire [4:0] NS, PS;



        // -> // 1 second counter
    wire Second1_out, Second1_dtc;
    wire [15:0] Second1;
    Counter_16Bit AsingleSecond (.clk(clk), .UP(1'b0), .DW(frame), .LD(Second1_dtc),
.sw(16'd60), .Q(Second1), .UTC(), .DTC(Second1_dtc));

        // -> // 8 second timer at the start
    wire Second8, Second8_out, Second8_dtc;
    Counter_16Bit Counter16bit (.clk(clk), .UP(1'b0), .DW(frame), .LD(CountingDown),
.sw(16'd480), .Q(Second8_out), .UTC(), .DTC(Second8_dtc));

        // -> // Game Timer
```

```verilog
        wire [15:0] GameCount_out, TimeAnode;
    Counter_16Bit GameCountdownTimer (.clk(clk), .UP(1'b0), .DW((Second1 == 16'd0) &
Play), .LD(Go), .sw({8'd0, sw[15:8]}), .Q(TimeAnode), .UTC(), .DTC(GameCountdown));


    GameState GameStateMachine (.clk(clk),
                               .btnU(btnU),
                               // .TimeUp(Second8_out),
                               .TimeUp(Second8_dtc),
                               .GameCountdown(GameCountdown),
                               .Win(Win),

                               .Go(Go),
                               .Play(Play),
                               .ShowMem(ShowMem),
                               .ShowCountdown(ShowCountdown),
                               .CountingDown(CountingDown),
                               .LDTime(LDTime),
                               .FlashTime(FlashTime),
                               .FlashBorder(FlashBorder),
//                                 .NS(NS),
                               .PS(PS)
                               );


////////////////////////////////                Ball Makin Stuff
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
    wire BallRed  [3:0];
    wire BallBlue [3:0];
    wire MemRed   [7:0];
    wire MemBlue  [7:0];
    wire [15:0] Ballx [7:0];
    wire [15:0] Bally [7:0];


    // Ball 1 Red
    Balls_Moving MoveBall_1 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
                                  .MemRed(MemRed[0]), .MemBlue(MemBlue[0]),
.BallRed(1'b1), .BallBlue(1'b0), .MakeBall(BallRed[0]),
                                  .BallStartx(16'd150), .BallStarty(16'd150),
                                  .ShowMem(ShowMem), .Ballx(Ballx[0]),
.Bally(Bally[0]));
    // Ball 2 Red
    Balls_Moving MoveBall_2 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
```

```verilog
                                            .MemRed(MemRed[1]), .MemBlue(MemBlue[1]),
.BallRed(1'b1), .BallBlue(1'b0), .MakeBall(BallRed[1]),
                                            .BallStartx(16'd154), .BallStarty(16'd75),
                                            .ShowMem(ShowMem), .Ballx(Ballx[1]),
.Bally(Bally[1]));
    // Ball 3 Red
    Balls_Moving MoveBall_3 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
                                            .MemRed(MemRed[2]), .MemBlue(MemBlue[2]),
.BallRed(1'b1), .BallBlue(1'b0), .MakeBall(BallRed[2]),
                                            .BallStartx(16'd333), .BallStarty(16'd410),
                                            .ShowMem(ShowMem), .Ballx(Ballx[2]),
.Bally(Bally[2]));
    // Ball 4 Red
    Balls_Moving MoveBall_4 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
                                            .MemRed(MemRed[3]), .MemBlue(MemBlue[3]),
.BallRed(1'b1), .BallBlue(1'b0), .MakeBall(BallRed[3]),
                                            .BallStartx(16'd500), .BallStarty(16'd500),
                                            .ShowMem(ShowMem), .Ballx(Ballx[3]),
.Bally(Bally[3]));

    // Ball 5 Blue
    Balls_Moving MoveBall_5 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
                                            .MemRed(MemRed[4]), .MemBlue(MemBlue[4]),
.BallRed(1'b0), .BallBlue(1'b1), .MakeBall(BallBlue[0]),
                                            .BallStartx(16'd500), .BallStarty(16'd100),
                                            .ShowMem(ShowMem), .Ballx(Ballx[4]),
.Bally(Bally[4]));
    // Ball 6 Blue
    Balls_Moving MoveBall_6 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
                                            .MemRed(MemRed[5]), .MemBlue(MemBlue[5]),
.BallRed(1'b0), .BallBlue(1'b1), .MakeBall(BallBlue[1]),
                                            .BallStartx(16'd222), .BallStarty(16'd64),
                                            .ShowMem(ShowMem), .Ballx(Ballx[5]),
.Bally(Bally[5]));
    // Ball 7 Blue
    Balls_Moving MoveBall_7 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
                                            .MemRed(MemRed[6]), .MemBlue(MemBlue[6]),
.BallRed(1'b0), .BallBlue(1'b1), .MakeBall(BallBlue[2]),
                                            .BallStartx(16'd95), .BallStarty(16'd95),
                                            .ShowMem(ShowMem), .Ballx(Ballx[6]),
.Bally(Bally[6]));
```

```verilog
    // Ball 8 Blue
    Balls_Moving MoveBall_8 (.clk(clk), .btnU(btnU), .btnR(btnR_Click),
.btnL(btnL_Click), .Hpixel(Hcol), .Vpixel(Vrow), .frame(frame),
                                .MemRed(MemRed[7]), .MemBlue(MemBlue[7]),
.BallRed(1'b0), .BallBlue(1'b1), .MakeBall(BallBlue[3]),
                                .BallStartx(16'd444), .BallStarty(16'd444),
                                .ShowMem(ShowMem), .Ballx(Ballx[7]),
.Bally(Bally[7]));


////////////////////////////////           Win state
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\


        // -> // Win State
                // Red Left & Blue Right
    assign Win = (       (Ballx[0] >= 16'd316) & (Ballx[1] >= 16'd316) & (Ballx[2] >=
16'd316) & (Ballx[3] >= 16'd316) &
                         (Ballx[4] <= 16'd323) & (Ballx[5] <= 16'd323) &
(Ballx[6] <= 16'd323) & (Ballx[7] <= 16'd323) ) |
                // Red Right & Blue Left
                (        (Ballx[0] <= 16'd323) & (Ballx[1] <= 16'd323) & (Ballx[2] <=
16'd323) & (Ballx[3] <= 16'd323) &
                         (Ballx[4] >= 16'd316) & (Ballx[5] >= 16'd316) &
(Ballx[6] >= 16'd316) & (Ballx[7] >= 16'd316) );

////////////////////////////////           VGA colors
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
            // assign vgaGreen = Green & (4'b1111 & {4{border}} & (Second1[4] &
FlashBorder | ~FlashBorder));
    assign vgaGreen = {4{border & Active_Region & (Second1[4] & FlashBorder |
~FlashBorder) & (~PS[0] | ~PS[1]) }};
////////////////////////////////////////////////////////////////////////////////////////
/////////

    assign vgaRed = {4{Active_Region & (BallRed[0]  | BallRed[1]  | BallRed[2]  |
BallRed[3]
            | MemRed[0] | MemRed[1] | MemRed[2] | MemRed[3] | MemRed[4] | MemRed[5]
| MemRed[6] | MemRed[7])
////////////////////////////////////////////////////////////////////////////////////////
/////////
            }};

    assign vgaBlue = {4{Active_Region & (BallBlue[0] | BallBlue[1] | BallBlue[2] |
BallBlue[3]
        | MemBlue[0] | MemBlue[1] | MemBlue[2] | MemBlue[3] | MemBlue[4] |
MemBlue[5] | MemBlue[6] | MemBlue[7])
////////////////////////////////////////////////////////////////////////////////////////
```

```verilog
//////////
        }};


    wire [3:0] Ring_out;
    Ring_Counter ringcounter (.Advance(digsel), .clk(clk), .Ring_out(Ring_out));
    wire [3:0] Sel_out_hex;
    Selector selector (.N({TimeAnode[7:0], 8'd0}), .sel(Ring_out), .H(Sel_out_hex));
    hex7seg Hex7Display (.n(Sel_out_hex), .seg(seg));

    assign an[3] = ~(~PS[0] & Ring_out[3]) & ~(FlashTime & (Second1[4]));
    assign an[2] = ~(~PS[0] & Ring_out[2]) & ~(FlashTime & (Second1[4]));

    assign led[15:8] = sw[15:8];
    assign led[4:0]  = PS[4:0];
    assign dp = 1'b1;

endmodule
```

```verilog
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/17/2023 02:42:13 PM
// Design Name:
// Module Name: countUD4L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////


module countUD4L(

    input clk,          //  the system clock,
    input UP,              //  (increment)
    input DW,              //  (decrement)
    input LD,              //  (load control)
    input [3:0] Din,          //  the 4-bit bus Din that will be loaded on the clock
edge if LD is high.

    output [3:0] Q,            //  a 4-bit bus Q which is the current value held by
the counter,
    output UTC,          //  the signal UTC (UP Terminal Count) which is 1 only when
the counter is at 4'b1111 (15 in decimal), and
    output DTC          //  the signal DTC (Down Terminal Count) which is 1 only
when the counter is at 4'b0000.
    );

    wire Inc;
    assign Inc = (UP ^ DW) | LD;
    wire UxDoL;
    assign UxDoL = (UP ^ DW | LD);  // Different logic, order of operations matters.
The Dwire[s] use this order of operations

    wire Dwire [3:0];
```

```verilog
    assign Dwire[0] = ((Q[0] ^ UxDoL)                                    & UP & ~DW) & ~LD   |
(((Q[0] ^ (UxDoL)) | (LD & Din[0])                  & ~UP & DW) & ~LD);
    assign Dwire[1] = ((Q[1] ^ (UxDoL & Q[0]))                           & UP & ~DW  & ~LD) |
(((Q[1] ^ ((UxDoL) & ~Q[0]))                        & ~UP & DW) & ~LD) | (LD & Din[1]);
    assign Dwire[2] = ((Q[2] ^ (UxDoL & Q[0] & Q[1]))                    & UP & ~DW) & ~LD   |
(((Q[2] ^ ((UxDoL) & ~Q[1] & ~Q[0]))                & ~UP & DW) & ~LD) | (LD & Din[2]);
    assign Dwire[3] = ((Q[3] ^ (UxDoL & Q[0] & Q[1] & Q[2]))  & UP & ~DW  & ~LD) |
(((Q[3] ^ ((UxDoL) & ~Q[1] & ~Q[2] & ~Q[0])) & ~UP & DW) & ~LD) | (LD & Din[3]);


    assign UTC = &(Q[3:0]);
    assign DTC = &(~Q[3:0]);


    FDRE #(.INIT(1'b0)) b0_ff (.C(clk), .R(1'b0), .CE(Inc), .D(Dwire[0]), .Q(Q[0]));
    //  From "Using Flip-Flops in Vivado"
https://classes.soe.ucsc.edu/cse100/Fall23/lab/FDRE/FDRE.html
    FDRE #(.INIT(1'b0)) b1_ff (.C(clk), .R(1'b0), .CE(Inc), .D(Dwire[1]), .Q(Q[1]));
    FDRE #(.INIT(1'b0)) b2_ff (.C(clk), .R(1'b0), .CE(Inc), .D(Dwire[2]), .Q(Q[2]));
    FDRE #(.INIT(1'b0)) b3_ff (.C(clk), .R(1'b0), .CE(Inc), .D(Dwire[3]), .Q(Q[3]));

endmodule
```