



1. [CLO-2, C3]

- a. Design full adder. [1]



- b. Using the design implemented in part a (use block diagram), design a 4-bit parallel adder. [2]



- c. Assume that the XOR gate has a propagation delay of 10ns and that the AND or OR gates have propagation delay of 5ns. What is the total propagation time in the 4-bit adder designed in part b? Can you predict the delay for a 64-bit adder? [1]

$$64 \times 20ns = 1280ns$$

$$4 \times 20ns = 80ns$$

$$64 \times 20ns = 1280ns$$

$$1280ns$$

- d. Using the same delays of AND, OR and XOR gates as in part (c), and considering a 64-bit carry lookahead adder, calculate the delay of the complete circuit. [2]

$G = AB$, $P = A \oplus B$ are generated together first and then ORed. Δ 3 levels. 1st level to calculate G & P . Delay₁ = $\max(10ns, 5ns) = 10ns$.
2nd " " ANDing them. Delay₂ = 5ns
3rd " " ORing the results of AND. Delay₃ = 5ns

- e. If
- $A=1, B=1, C_{in}=1$
- , then the condition is
- Carry generates
- where A and B are bits of addend and augend. [1]

- ✓ a. a carry generates
b. a carry propagates
c. no carry propagates
✓ d. both a and b

Carry generation: Total delay = $10ns + 5ns + 5ns = 20ns$.
Final op: total delay for C_{in} + Delay_{XOR} + Delay_{XOR}
 $= 20ns + 10ns + 10ns = 40ns$.

2. A combinational circuit accepts a 3-bit binary value and generates an output binary number equal to the square of the input number. Implement the design using two 2x4 decoders and minimum number of OR gates. [4]

A	B	C	U	V	W	X	Y	Z
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	1	0	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	0	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	0	0	1	0	1

$$U = \Sigma(6,7)$$

$$V = \Sigma(4,5,2)$$

$$W = \Sigma(3,5)$$


$$X = \Sigma(2,6)$$

$$Y = \Sigma(1)$$


$$Z = \Sigma(0)$$

U, V, W, X shall be generated by decoders [CLO-2, C3]
 $Y=0, Z=C$ directly derived.

1 3x8 line decoder




3. Give the logic diagram of a 4x1 multiplexer using NAND gates only. Include an active low enable input. Assume that all other input and output lines are active high. [4] [CLO-2, C3]



4. For the logic circuit given in figure 5, find: [4] [CLO-1, C2]

- standard SOP expression for Y
- standard POS expression for Y
- simplified expression for Y

Figure 5



$$\begin{aligned}
 a. Y &= \overline{AB} + \overline{BC} = \overline{AB} \overline{BC} + \overline{BC} AB = (\overline{A} + \overline{B}) \overline{BC} + (B + \overline{C}) AB = \overline{A} \overline{B} \overline{C} + \overline{B} \overline{C} + AB + AB \overline{C} \\
 &= \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + (A + \overline{A}) \overline{B} \overline{C} + AB(\overline{C} + C) = \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + AB\overline{C} + ABC \\
 &= \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} \overline{C} = (\overline{A} + \overline{B} + \overline{C}) (\overline{A} + \overline{B} + C) (\overline{A} + B + \overline{C}) (\overline{A} + B + C)
 \end{aligned}$$

$$b. Y = \pi(1, 5, 6, 7)$$

$$c. Y = \sum(0, 2, 3, 4)$$

$$\begin{aligned}
 \Rightarrow Y &= \overline{BC} + AB = (B + \overline{C}) \cdot (A + \overline{B}) = \overline{A} B + \overline{A} \overline{B} \overline{C} + A B \overline{C} + A B C = Y
 \end{aligned}$$