



## 1. [CLO-2, C3]

a. Design full adder. [1]



b. Using the design implemented in part a (use block diagram), design a 4-bit parallel adder. [2]



c. Assume that the XOR gate has a propagation delay of 10ns and that the AND or OR gates have propagation delay of 5ns. What is the total propagation time in the 4-bit adder designed in part b? Can you predict the delay for a 64-bit adder? [1]

$$4 \times 20n = 80n$$

$$64 \times 20n = 1280n$$

+250ns

$$64 \times 20n = 1280n$$

d. Using the same delays of AND, OR and XOR gates as in part (c), and considering a 64-bit carry lookahead adder, calculate the delay of the complete circuit. [2]

$$G = AB, \quad G_1, P_1 \text{ are added together first & then ORed.}$$

$$P = A \oplus B, \quad \text{3 levels, 1st level to calculate } G \& P_1. \text{ Delay}_1 = \max(10n, 5n) = 10n.$$

$$\text{On generation} \quad \text{2nd " ANDing then } \text{Delay}_2 = 5n \quad \text{OR } \text{Delay}_3 = 5n$$

e. If  $A=1, B=1, Cin=1$ , then the condition is where A and B are bits of addend and augend. [1]

✓ a. a carry generates

b. a carry propagates

c. no carry propagates

✓ d. both a and b

(a) and (d) both are marked correct

$$\text{On generation, Total delay} = 10n + 5n + 5n = 20n.$$

Final op: total delay for  $Cin + \text{Delay}_{XOR} + \text{Delay}_{XOR}$ 


$$= 20n + 10n + 10n = 40n.$$

2. A combinational circuit accepts a 3-bit binary value and generates an output binary number equal to the square of the input number. Implement the design using two 2x4 decoders and minimum number of OR gates. [4]


A	B	C	U	V	W	X	Y	Z
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	1	1
0	1	0	0	0	1	0	0	0
0	1	1	0	1	0	0	1	1
1	0	0	0	1	0	0	0	0
1	0	1	1	0	0	0	0	1
1	1	0	1	0	1	0	0	0
1	1	1	1	1	1	1	1	1

$U = \sum(0, 3, 4, 5, 7)$   
 $V = \sum(4, 5, 7)$   
 $W = \sum(3, 5)$   
 $X = \sum(2, 6)$   
 $Y = \sum(0, 1, 2, 3, 4, 5, 6, 7)$   
 $Z = \sum(0, 1, 2, 3)$

$U, V, W, X$  shall be generated by decoders. [CLO-2, C3]  
 $Y = 0, Z = C$  directly derived.  
 1 3x8 line decoder.




3. Give the logic diagram of a 4x1 multiplexer using NAND gates only. Include an active low enable input. Assume that all other input and output lines are active high. [4] [CLO-2, C3]



4. For the logic circuit given in figure 5, find: [4] [CLO-1, C2]

- standard SOP expression for Y
- standard POS expression for Y
- simplified expression for Y

Figure 5



$$\begin{aligned}
 a. Y &= AB \oplus BC = \overline{AB} \cdot \overline{BC} + \overline{BC} \cdot AB = (\overline{A} + \overline{B})\overline{BC} + (B + C)AB = \overline{ABC} + BC + AB + ABC \\
 &= \overline{ABC} + AB\overline{C} + (A + \overline{A})\overline{BC} + ABC(C + \overline{C}) = \overline{ABC} + ABC + \overline{ABC} + ABC = ABC \\
 &= \overline{ABC} \cdot \overline{ABC} + \overline{ABC} \cdot ABC = (A + B + C)(\overline{A} + \overline{B} + \overline{C})(\overline{A} + B + C)(\overline{A} + \overline{B} + \overline{C})
 \end{aligned}$$

$$b. Y = \pi(1, 5, 6, 7)$$

$$d. Y = \sum(0, 2, 3, 4).$$

$$c. Y = \overline{\overline{BC} + AB} = (B + \overline{C}) \cdot (A + \overline{B}) = [AB \oplus \cancel{BC}] = Y$$