Fibonacci Sequence till Term 15

Iteration 1

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status								
Register								
Alterations								
Reason for alterations								

Iteration 2

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	Т	Н	S	V	N	Z	C
Status Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	Т	Н	S	V	N	Z	C
Status Register								
Alterations								
Reason for alterations								

Iteration 5

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	Т	Н	S	V	N	Z	С
Status Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	Т	Н	S	V	N	Z	С
Status Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status								
Register								
Alterations								
Reason for								
alterations								

Iteration 8

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status								
Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status Register								
Alterations								
Reason for alterations								

Iteration 11

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status								
Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	Т	Н	S	V	N	Z	С
Status Register								
Alterations								
Reason for alterations								

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	T	Н	S	V	N	Z	С
Status								
Register								
Alterations								
Reason for								
alterations								

Iteration 14

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control	I	Т	Н	S	V	N	Z	C
Status								
Register								
Alterations								
Reason for alterations								

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
I	T	Н	S	V	N	Z	C