

1] 2 to 4 decoder using


(a) concurrent signal assignment statements

```
module twofourdecoderA (
input [1:0] X,
output [3:0] Y
);
assign Y[0] = ~X[0] & ~X[1];
assign Y[1] = ~X[1] & X[0];
assign Y[2] = X[1] & ~X[0];
assign Y[3] = X[1] & X[0];
endmodule
module testfunctionA();
     reg [1:0] X;
     wire [3:0]Y;
     integer a;
twofourdecoderA test(.X(X), .Y(Y));
initial
begin
     for(a=0;a<4;a=a+1)
     begin
          assign X=a; #100;
     end
end
endmodule
```





(b) using case statement






```
module twofourdecoderb (
input [1:0] X,
output reg [3:0] Y
);
always @(X,Y)
begin
    case(X)
    2'b00 : Y = 1;
    2'b01 : Y = 2;
    2'b10 : Y = 4;
    2'b11 : Y = 8;
    endcase
end
endmodule
module testfunctionb();
    reg [1:0] X;
    wire [3:0]Y;
    integer a;
twofourdecoderb test(.X(X), .Y(Y));
initial
begin
    for(a=0;a<4;a=a+1)</pre>
    begin
        assign X=a; #100;
    end
end
endmodule
```

2] 16:1 multiplexer

```
module mux164to1 (
input [3:0]S, [15:0]I,
output reg 0
);
always @(S)
begin
    0 = I[S];
end
endmodule
```





3] Functionality of 74x148 priority encoder

```
module priorityEncoder74x148 (
input [7:0] IL,
input EIL,
output reg [2:0] AL,
output reg GSL,
output reg EOL
);
always @(EIL,IL)
begin
    if(EIL==0)
    begin
    casex(IL)
    8'b0??????: begin
    AL = 3'b000;
    GSL = 0;
    EOL = 1;
    end
    8'b10?????: begin
    AL = 3'b001;
    GSL = 0:
    EOL = 1;
    end
    8'b110?????: begin
    AL = 3'b010;
    GSL = 0;
    EOL = 1;
    end
    8'b1110????: begin
    AL = 3'b011;
    GSL = 0;
    EOL = 1;
    end
    8'b11110???: begin
    AL = 3'b100;
    GSL = 0;
    EOL = 1;
    end
    8'b111110??: begin
    AL = 3'b101;
    GSL = 0;
    EOL = 1;
    end
    8'b1111110?: begin
```

```
AL = 3'b110;
                                    GSL = 0:
                                     EOL = 1:
                                     end
                                    8'b11111110: begin
                                    AL = 3'b111;
                                    GSL = 0;
                                     EOL = 1;
                                     end
                                    8'b11111111: begin
                                    AL = 3'b111;
                                    GSL = 1;
                                     EOL = 0;
                                     end
                                     endcase
                                    end else begin
                                    AL = 3'b111;
                                    GSL = 1;
                                    EOL = 1;
                                     end
end
endmodule
   ColumnLayout Default
   | Design uniDesign unit ty| Top Category | Vs | State 
sim - Default ===
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          는 B Now 원 >
  ▼Instance Design uni Design

petestbench petestbench Module
priorityEnc... Module
prior
                                                                                                                                                                                                                                                                                                                                                                                 Bmodule petestbench();
reg [7:0] IL;
reg EIL;
wire [2:0] AL;
wire SSL;
wire EOL;
                                                                                                                                                                                                                                       If (ELL--0)
begin
casex(IL)
8'b0????????; begin
AL = 3'b000;
GSL = 0;
EOL = 1;
                                                                                                                                                                                                                                       EOL = 1;
end
8'b10??????: begin
AL = 3'b001;
GSL = 0;
EOL = 1;
                                                                                                                                                                                                                                                                                                                                                                                      priorityEncoder74x148 test(.EIL(EIL),.IL(IL), .AL(AL), .GSL(GSL), .EOL(EOI initial
                                                                                                                                                                                                                                                                                                                                                                                    begin
                                                                                                                                                                                                                                                                                                                                                                                                               IL = 8'b01000100;

EIL =1;

$100;

EIL =0;

IL =8'b00000000;

for(a=0; a<256; a=a+3) begin

IL = IL+a;

$100;
                                                                                                                                                                                                                                       EOL = 1;
end
8'b110?????: begin
AL = 3'b010;
GSL = 0;
EOL = 1;
end
8'b1110????: begin
AL = 3'b011;
GSL = 0;
EOL = 1;
end
                                                                                                                                                                                                                                        end
8'b11110???: begin
AL = 3'b100;
▲ Library × 🕮 Project × 🔊 sim ×
 Wave - Default
                        Msgs
                                                                                         01001010 00110001
                                                                                                                                                                     00011011
                                                                                                                                                                                                                        00001000
                                                                                                                                                                                                                                                                             11111000
                                                                                                                                                                                                                                                                                                                                  11101011
                                                                                                                                                                                                                                                                                                                                                                                      11100001
                                                                                                                                                                                                                                                                                                                                                                                                                                         11011010
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               11010110
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   11010101

→ /petestbench/IL 11010101


    011

→ /petestbench/... St0
→ /petestbench/... St1
⊕ → /petestbench/a 258


                                                                                                                231
                                                                                                                                                                                                                        237
                                                                                                                                                                                                                                                                                                                                  243
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               252
                                  Now
                                                        8700 ps
                       Cursor 1 0 ps
A Transcript
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           + # ×
 VSIM 281>
                                                        Project : lab4 Now: 8,700 ps Delta: 1
```




4] ALU design: Design a 4 bit ALU that is capable of performing addition, subtraction, bitwise AND and bit-wise OR instructions on 4 bit operands.



```
module alu (
input [1:0] S,
input [3:0] A, B,
input Cin,
output reg [3:0] Output,
output reg Cout
);
always @ (S, A, B)
begin
case (S)
    2'b00: begin
    {Cout, Output} = A + B;
    end
    2'b01: begin
    {Cout, Output} = A - B;
    end
    2'b10: begin
    Output = A & B;
    Cout =0;
    end
```





5] Count the number of 1s in a 32 bit number

```
module NumberOfOnes(input [31:0] data, output reg [5:0] count);
   integer k;
   always @(data)
   begin
   count = 0;
   for (k=0; k < 31; k=k+1)
      count = count + data[k];
   end
endmodule</pre>
```

```
module NumberOfOnestest();
                              reg [31:0] a;
wire [5:0]count;
                              integer i;
NumberOfOnes f(.data(a), .count(count));
 initial
begin
                              for(i=0;i<429496729;i=i+42900000)</pre>
                              begin
                              assign a = i; #100;
 end
 endmodule
   | B - 😅 🖫 🌣 🖶 | ½ 🖦 🗈 😩 🗘 . | ♦ 🗭 | ♦ 👺 🎞 | ♦ 👺 🖽 👰 🖺 👰 🛊 ♦ 🛊 | B | 100 ps 🖢 🗓 B 🖺 🐔 😩 | 📓 🚳 🖢 🔭 🚼 | Layout Simulate
     | September | Sept
 © Sim - Detrous

▼Instance

→ NumberOftnes

→ MumberOftnes

→ MumberOftnestes... NumberOft... Module


→ MumberOftnestes... NumberOft... Module

NumberOftnestes... NumberOft... Module

Capadty
  🔊 sim - Default ====
                                                                                                 💳 🛨 🏝 🗴 😩 Objects 💳
                                      Design unit Design unit tyl Top Category Vs
NumberOf... Module DU Instance +ac
NumberOf... Process - +ac
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              싼 ■ Now গ
                                                                                                                                                                                                                                  NumberOfOnes(input [31:0] data, or integer k; always @(data) begin count = 0; for (k=0; k < 31; k=k+1) count = count + data[k];
                                                                                                                                                                                                             NumberOfOnes f(a, cnt);
                                                                                                                                                                                                                                  for(i=0;i<31;i=i+3)
                                                                                                                                                                                                                                 begin
assign a = i; #100;
end
  ⚠ Library × 🕮 Project × 🛺 sim ×


    NumberOfOnestest/a 0000000...
    NumberOfOnestest/cnt 000100


    NumberOfOnestest/cnt 000100
                                                                                         000010
        → /NumberOfOnestest/i
                                                   Now 1100 ps
                                                 ursor 1 0 ps
              wave -position end sim:/NumberOfOnestest/i
  VSIM 319> run
```



6] Implement $F(v,w,x,y,z) = \sum (0, 2, 3, 4, 8, 21, 22, 29, 31)$


```
module func(
input v, w, x, y, z,
output f
);
assign f = (~v & ~w & ~y & ~z) | (~v & ~x & ~y & ~z) | (~v & ~w &
~x & y)
    | (v & x & ~y & z) | (v & ~w & x & y & ~z ) | (v & w & x & z);
endmodule
module functest();
reg [4:0] a;
wire f;
integer i;
func test(.v(a[0]),.w(a[1]),.x(a[2]),.y(a[3]),.z(a[4]), .f(f));
initial
begin
    for(i=0;i<32;i=i+1)begin</pre>
    a = i;
    #100;
    end
end
endmodule
```





7] 16 bit magnitude comparator

```
module magcomp (input [15:0] A, B,
output reg P, Z, N);
always @(A,B)
begin
    if(A > B) begin
    P=1; Z=0; N=0;
    end else if(A==B) begin
    P=0; Z=1; N=0;
    end else begin
    P=0; Z=0; N=1;
    end
end
end
endmodule
```



8] Count the number of leading 0s in an 8 bit number

```
module leadingzero (
input [7:0] A,
output reg [3:0]B);
integer k;
always @(A)
begin
    B=0; k=7;
    while(A[k]==0)
    begin
    B=B+1;
    k= k-1;
    end
end
endmodule
```

```
module leadingzerotest ();
reg [7:0]A;
wire [3:0]B;
integer i;
leadingzero test(.A(A), .B(B));
initial
begin
    for(i=0; i<256;i=i+17) begin
    A=i;
    #100;
    end
end
end
endmodule</pre>
```

