


EC204

Digital System Design Lab

Lab – 2





Utkarsh R Mahajan

201EC164, S11

1] Half adder (a) using gates (b) using dataflow model (using assign statement)


(a) using gates

```
module halfAdder(input a,input b,output sum,output carry);  
    xor xor1(sum, a, b);  
    and and1(carry, a, b);  
  
endmodule
```



(b) using dataflow model




```
module halfAdderdf(input a,b,output sum, carry);  
    assign sum = a^b;  
    assign carry = a&b;  
  
endmodule
```



2] Full adder (a) using dataflow model (using assign statement) (b) using two half adders and an OR gate

(a) using dataflow model

```
module fullAdderdf(input a, b, carryin,output sum, carryout);
    assign sum = carryin^(a^b);
    assign carryout = (a&b) | carryin&(a^b);
endmodule
```




(b) using two half adders and an OR gate

```

module HalfAdderdf(input a,b,output sum, carry);
    assign sum = a^b;
    assign carry = a&b;
endmodule

module FullAdder2haor(input a, b, carryin,output sum, carryout);
    wire m2b, m1co, m2co;
    HalfAdderdf m1 (.a(a),.b(b),.sum(m2b),.carry(m1co));
    HalfAdderdf m2 (.a(carryin),.b(m2b),.sum(sum),.carry(m2co));
    assign y = m1co | m2co;
endmodule

```




3] Two to one multiplexer using behavioral model (using if statement)

```

module Mux_2_1(input A, B, S0, output reg Y);
  always @(*)
  begin
    if(S0==1) Y =A;
    else Y = B;
  end
endmodule

```



4] 4 bit ripple carry adder using full adder modules.

```

module FullAdder(input A, B, Ci,output S, Co);
    assign S = Ci^(A^B);
    assign Co = (A&B) | Ci&(A^B);
endmodule

module FourBitAdder(input [3:0]A, B,
    input Ci,
    output [3:0]S,
    output Co);
    wire C1, C2,C3;
    FullAdder FA1(.A(A[0]),.B(B[0]),.Ci(Ci),.S(S[0]),.Co(C1));

```

```

FullAdder FA2(.A(A[1]),.B(B[1]),.Ci(C1),.S(S[1]),.Co(c2));
FullAdder FA3(.A(A[2]),.B(B[2]),.Ci(c2),.S(S[2]),.Co(c3));
FullAdder FA4(.A(A[3]),.B(B[3]),.Ci(c3),.S(S[3]),.Co(Co));

```

```
endmodule
```

```
module Test4bitadder();
```

```
/*201ec164*/
```

```

    reg  [1:0] ci ;
    integer ca, cb; /* ca and cb are counts*/
    wire Cout;
    wire [3:0] s;
    reg C;
    reg [3:0] A, B;
    reg [3:0] array[0:15];
    assign array[0] = 4'b0000; assign array[1] = 4'b0001;
    assign array[2] = 4'b0010; assign array[3] = 4'b0011;
    assign array[4] = 4'b0100; assign array[5] = 4'b0101;
    assign array[6] = 4'b0110; assign array[7] = 4'b0111;
    assign array[8] = 4'b1000; assign array[9] = 4'b1001;
    assign array[10] = 4'b1010; assign array[11] = 4'b1011;
    assign array[12] = 4'b1100; assign array[13] = 4'b1101;
    assign array[14] = 4'b1110; assign array[15] = 4'b1111;
    assign C=0;
    FourBitAdder test(.A(A), .B(B), .Ci(C), .S(s), .Co(Cout));
    initial
    begin
        for( ca =0; ca<16; ca=ca+1)
            begin
                for(cb=0; cb<16; cb=cb+1)
                    begin
                        A=array[ca];

```

```
B=array[cb];
```



```
#100;
```

```
end
```

```
end
```

```
end
```

```
endmodule
```




```
ModelSim - INTEL FPGA STARTER EDITION 2020.1
File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

sim - Default
Instance Design unit Design unit type
FourBitAdder FourBitAdder Module
FA1 FullAdder Module
FA2 FullAdder Module
FA3 FullAdder Module
FA4 FullAdder Module
Test4bitadder Test4bitadder Module
test FourBitAdder Module
#ASSIGN#11 Test4bitadder Process
#AC3C3CN#11 Test4bitadder Process

Project Memory List
Name Value
ci Not L... Pack... Internal
ca Not L... Inte... Internal
cb Not L... Inte... Internal
Cout ST1 Net Internal
s 1110 Net Internal
C 0 Regi... Internal
A 1111 Pack... Internal
B 1111 Pack... Internal
array Not L... Fox... Internal

D:\Studies\College\3rd Sem\EC-204\lab2\Test4bitadder.v (Test4bitadder)
Ln# 1 module Test4bitadder();
2 /*201ec164*/
3 reg [1:0] ci;
4 integer ca, cb; /* ca and cb are counts*/
5 wire Cout;
6 reg [3:0] s;
7 reg C;
8 reg [3:0] A, B;
9 reg [3:0] array[0:15];
10
11 assign array[0] = 4'b0000; assign array[1] = 4'b0001;
12 assign array[2] = 4'b0010; assign array[3] = 4'b0011;
13 assign array[4] = 4'b0100; assign array[5] = 4'b0101;
14 assign array[6] = 4'b0110; assign array[7] = 4'b0111;
15 assign array[8] = 4'b1000; assign array[9] = 4'b1001;
16 assign array[10] = 4'b1010; assign array[11] = 4'b1011;
17 assign array[12] = 4'b1100; assign array[13] = 4'b1101;
18 assign array[14] = 4'b1110; assign array[15] = 4'b1111;
19 assign C=0;
20 FourBitAdder test(.A(A), .B(B), .Ci(C), .S(s), .Co(Cout));
21 initial
22 begin for ( ca =0; ca<16; ca=ca+1)
23 begin for (cb=0; cb<16; cb=cb+1)
24 begin
25 A=array[ca];
26 B=array[cb];
27 #100;
28 end
29 end
30 end
31 endmodule


D:\Studies\College\3rd Sem\EC-204\lab2\FourBitAdder.v (FourBitAdder) - Default
Ln# 1 module FullAdder(input A, B, Ci,output S, Co);
2 assign S = Ci^(A^B);
3 assign Co = (A&B) | Ci&(A^B);
4 endmodule
5
6 module FourBitAdder(input [3:0]A, B,
7 input Ci,
8 output [3:0]S,
9 output Co);
10 wire C1, C2,C3;
11 FullAdder FA1(.A(A[0]),.B(B[0]),.Ci(Ci),.S(S[0]),.Co(C1));
12 FullAdder FA2(.A(A[1]),.B(B[1]),.Ci(C1),.S(S[1]),.Co(C2));
13 FullAdder FA3(.A(A[2]),.B(B[2]),.Ci(C2),.S(S[2]),.Co(C3));
14 FullAdder FA4(.A(A[3]),.B(B[3]),.Ci(C3),.S(S[3]),.Co(Co));
15 endmodule
16
17
18
19
```



5] A four variable logic function that is equal to 1 if any three or all four of its variables are equal to 1 is called a majority function. Write a Verilog code that implements this majority function. Use the Boolean equation derived in Lab1 in assign statement.

```
module Majority4Var(input A, B, C, D, output Y);
assign Y = ~((~(A|B))|(~(A|C))|(~(A|D))|(~(B|C))|(~(B|D))|(~(C|D)));
endmodule

/*201EC164*/
module Majority4VarTest();
    reg A, B, C, D;
    reg [1:0] inp;
    integer a,b,c,d;
    assign inp[0] =0;
    assign inp[1] =1;
    wire Y;
Major4B test(.A(A), .B(B), .C(C), .D(D), .Y(Y));
initial
begin
    for(a=0;a<2;a=a+1)
    begin
        for(b=0;b<2;b=b+1)
        begin
            for(c=0;c<2;c=c+1)
            begin
                for(d=0;d<2;d=d+1)
                begin
                    A=inp[a]; B=inp[b];
                    C=inp[c]; D=inp[d];
                    #100;
                end
            end
        end
    end
end
endmodule
```



ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

100 ps

Layout Simulate

ColumnLayout Default

sim - Default

Instance Design unit Design unit type To

- Majority4Var Module DU
- #ASSIGN#2 Majority4Var Process -
- Majority4VarTest Module DU
- test Majority48 Module DU
- #ASSIGN#9 Majority4V... Process -
- #ASSIGN#10 Majority4V... Process -
- #vsm_capacity# Capacity Ste

Project sim

Objects

Name	Value	Kind	Mo	U	Now	U
A	1	Regi...	Internal			
B	1	Regi...	Internal			
C	1	Regi...	Internal			
D	1	Regi...	Internal			
inp	10	Pack...	Internal			
e	2	Inte...	Internal			
b	2	Inte...	Internal			
c	2	Inte...	Internal			
d	2	Inte...	Internal			
Y	St1	Net	Internal			

Ln#

```
1 module Majority4Var(input A, B, C, D, output Y);
2 assign Y = ~((~(A|B))|(~(A|C))|(~(A|D))|(~(B|C))|(~(B|D))|(~(C|D)));
3 endmodule
4 /*201EC164*/
5 module Majority4VarTest();
6 reg A, B, C, D;
7 reg [1:0] inp;
8 integer a,b,c,d;
9 assign inp[0] =0;
10 assign inp[1] =1;
11 wire Y;
12 Majority4B test(.A(A), .B(B), .C(C), .D(D), .Y(Y));
13 initial
14 begin
15 for(a=0;a<2;a=a+1)
16 for(b=0;b<2;b=b+1)
17 begin for(c=0;c<2;c=c+1)
18 begin for(d=0;d<2;d=d+1)
19 begin A=inp[a]; B=inp[b];
20 C=inp[c]; D=inp[d];
21 #100;
22 end
23 end
24 end
25 end
26 end
27 endmodule
```

Wave - Default

Msgs

Now 1600 ps

Cursor 1 0 ps

0 ps to 1680 ps

Project : lab2 Now: 1,600 ps Delta: 1 sim/Majority4VarTest

23°C Mostly clear 03:49 AM 27-09-2021