

COURSE INFORMATION

- 1	Name of Course									Ic		\							
1.	Name of Course									Computer Architecture DCS5158									
2 .	Course Code																		
3 .	Type of Course (e.g. : Core, major, elective etc.)									Core/ Major									
4 .	Synopsis								This course addresses the importance of architectural concepts of a microprocess Students will learn how central processing unit processes instructions, data representation, instruction set design. The importance of memory systems, bus architecture, input and output system, pipelining techniques will be covered too.										
5 .	Version (State the date of theSenate's app	ate the date of theSenate's approval - previous and the current approval date) Previous: September 2017																	
														<u> </u>	ate 93 Nov 2017				
6.	Name(s) of Academic Staff							Erma Haryani binti Esahar, Lim Liyen , Mohd Azizi bin Sanwani, Muhammad Loqm bin Samat, Noor Hisham bin Kamis, Nun Shwu Huey, Ruzanna binti Abdullah, Usha Vellappan											
	Semester and Year Offered										ester 2	, Yea	- 2						
8.	Credit Value									4									
	Pre-Requisite Objective of the course in the programme:									None	!								
11 .	To introduce the architectural instructions processing by a poutput interfaces in computer Justification for including t To enable students to unders computers, instruction set de	oroces archit he con stand o	ecture urse in compu	nachin e. n the ter are sing n	progra chitect	amme ure as	desig	n, mer	dges and pi	the existent	archit stence g as w	e of co	mpute	r organisation by n bus design. The	mportance of bus a introducing the hist importance of this	architecture, input and torical development of			
	from the basic functions of co			e real	unde	rstand	ing of	how c	entral	proces	ssing u				structions.				
12 .	Course Learning Outcomes					1.11							Domai	n		Level			
	CLO1: Explain the comp	uter o	rganis	ation a	and ar	chitec	tural c	oncep	ts.			(Cogniti	/e	2				
	CLO2: Describe the functions of computer systems, data representation and fundamental components of computer architecture.								Cognitive					2					
	CLO3: Discuss the design principles in instruction set design in various computer architectures.								Cognitive					2					
	CLO4: Apply the knowledge of assembly language to perform simple arithmetic operations.								Cognitive					3					
13 .	Course Learning Outcomes (CLO) (Must tally with CLOs in	rning Outcomes to the Programme Lea Programme Learning Outcomes (Pl							Outco				ethods and Asse	Assessment Method					
	item 12)	P L O	P L O 2	P L O 3	P L O 4	P L O 5	P L O 6	P L O 7	P L O 8										
	CLO1	1	 	1 3	+	1 3	+ 0	+-	٥	Lecture/ Tutorial					Lab/ Tutorial Submission, Final Exam				
	CLO2	✓				L	L	L			re/ Tu				Test, Quizzes				
	CLO3						✓			+	ıre/ Tu	torial	_		Assignment				
	CLO4						✓			Lab					Lab/ Tutorial Submission				
	Total	2					2			Indicate the relevancy between the CLO and PLO by ticking "\" the appropriate relet (This description must be read together with standards 2.1.2, 2.2.1, and 2.2.2 in Area pages 16 & 18 of COPPA 2.0)									
14 .	Transferable Skills: Problem solving																		
15 .	Distribution of Student Lea	rning	Time	(SLT)						7	eachi	ina ar	nd						
	Course Content Outline						**0	**CLO		Learning Activities Guided Learning			Guided Learning	Independent Learning	Total SLT				
										L	(F2F) *L *T *P *O		(NF2F)*	(NF2F)*					
	Topic 1: Introduction This chapter presents the introduction of computer architecture as well as classifications of architectures. This chapter also includes history of computers and designing for performance. Also, this chapter includes the explanation of computer components and computer functions.							.O1, .O2	4	2				4	10				

2	Topic 2: Data representations This chapter introduces the Arithmetic and Logic Unit (ALU), integer representation and integer arithmetic. This chapter also presents various number bases inclusive of binary number system and hexadecimal number system. This chapter also introduces floating-point representation.	CLO1, CLO2	6	2				6	14	
3	Topic 3: Instruction-Set Architecture This chapter describes machine instruction characteristics and instruction cycle. Besides, this chapter also discusses types of operands and type of operations. Also, this chapter covers data types, elements of machine instructions and instruction representations. Addressing modes is also included.	CLO1, CLO3	6	4				6	16	
4	Topic 4: Memory-System Architecture This chapter describes characteristics of memory and memory hierarchy. Semiconductor main memory subsystems, cache memory, cache organisation and external memory will be discussed. This chapter includes the discussion of design issues of memory system.	CLO2	6	4			2	6	18	
5	Topic 5: Buses This chapter begins by differentiating internal and external bus. Bus interconnection, bus hierarchy, characteristics of bus, various bus standards such as PCI and PCI Express are also covered in this chapter.	CLO1	4	2			1	4	11	
6	Topic 6: Input Output Interfaces This chapter reviews external devices, I/O modules structure and function, I/O techniques which inclusive of programmed I/O, interrupt-driven I/O, and direct memory access (DMA). The external interfaces is also covered in this chapter.	CLO1	4	2			2	6	14	
7	Topic 7: Pipelining and RISCs This chapter introduces instruction pipelining and discusses the performance of pipelining. This chapter also describes characteristics of RISC and distinguishes between RISCs and CISCs.	CLO1	6	2			2	6	16	
8	Lab 1: Introduction to 8085 Simulator The brief introduction on 8085 simulators which inclusive of the basic operation of the simulator will be covered. Basic 8085 instructions will be introduced.	CLO4			2			2	4	
9	Lab 2: Assembly Language Program This topic will cover the assembly language program for arithmetic operations such as addition, subtraction, multiplication and division.	CLO4			4			4	8	
							Total SLT 111			
		SUMMATI	VE AS	SESS	SMEN	г				
1. Co	ontinuous Assessment			Per	centaç 20%	ge %	T	Total SLT 5		
	Quizzes					10%		4		
Lab/	Lab/Tutorial Submissions					10%		12		
ASSI	gnment	Total	SLT	for Co	10% ontinu	ous Assessment	6 27			
	Total SLT									
2. Fi	2. Final Assessment					centaç	ge %	F2F	ILT	
Final	Exam	CI T C	or Fire	al As-	50%	ont (ESE : NESE)	2 20 22			
		3L1 T	or FIN	aı ASS		ent (F2F + NF2F)				
_	nd Total					100%			160	
	licate the CLO based on the CLO's numbering in Item 12. Lecture, *T= Tutorial, *P= Practical, *O= Others, F2F*= Fac	e to Face,	NF2F*	= Nor	Face	to Fa	ice			
8085	tify Special Requirement to Deliver the Course (e.g., softward 5 simulator (j8085 simulator), Computer Lab 1 References:	e, nursery,	compu	iter la	b, sim	ulatio	n room):	-		
Stalli	ings, W. (2016). Computer Organization and Architecture, 10th	h Ed., Prent	tice H <mark>a</mark>	all.						
. Addi	itional References:									