

①

PSW - Flag Register

(Program Status Word)

↙ Flag Reg. gives the status of the current result.

↙ It is an 8-bit reg.


↙ When ALU does an operation, it produces two things

(i) The result which it stores in A reg.

(ii) The status of the result which stores in PSW

(whether there is a carry,
" " " an aux. carry, and so on)

↙ PSW is Bit Addressable Reg. i.e., every bit of the PSW can be changed by the programmer.
(You don't need to alter the entire flag. reg.)



CY is set (1)
when there is a
carry out of the
MSB (C_{out})
otherwise it is 0

AC is set (1)

when there is a
carry from Lower Nibble (LN)

to higher nibble (HN)

otherwise it is 0

i = odd parity
0 = even parity

This is don't care

Overflow flag

Ex.
1111
1111

10000

Cout → (CY bit in flag reg.)

AC bit will
store this
bit in PSW

psw.0 (Parity flag)

2

✓ Parity flag is used to check the parity of the result. What do you mean by parity? No. of 1's are there in the result.

\Rightarrow Ex. Suppose we have the following result:

$P=1$; no of 1's in the result is odd (odd parity)

$p=0$; no. of 1's in the result is even (even parity)

PSW.2 (Overflow flag)

Concept of Signed and Unsigned Numbers

Signed Numbers
Suppose we have an 8-bit number. How to tell whether it is (+)ve or (-)ve?

Look at the MSB, if $MSB = 1$, number is (-)ve
if $MSB = 0$, " is (+)ve

Range: $-128, -127, \dots, -1, 0, 1, \dots, 127$
 (+) ve (-) ve
 (so we have a sign)

Unsigned Numbers (Don't have a sign)
They are assumed to be positive (for example
the Roll number of a student, the marks of a
student, etc.)

Hence there are no concept of $ms\beta$,
indicate the

All 8-bits are used to indicate the magnitude with a range of $0-2^{12}$


magnitude hence using 8-bits a range of (0-255)

i.e., 256 unsigned numbers are possible

-----|
8-bit magnitude

(3)

Range of Signed numbers in Hexadecimal System



For (+)ve numbers

$$\begin{array}{r} \text{MSB} \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots \\ 0 & 1 & 1 & 1 & 1 & 1 & 1 \end{array} = 00H$$

$$= 7FH$$

For (-)ve numbers
Take a 2's c
 $(0000\ 0001) = -01H$

Take a 2's c
 \downarrow
 $(1000\ 0000) = -80H$

Range of Unsigned nos in Hexadecimal system

$$\begin{array}{r} 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array} = 00H$$

$$= FFH$$

Suppose an operation (Arithmetic) produces the following number

$$1000\ 0011$$

What is the value of this number in Unsigned and Signed format?

\Rightarrow Unsigned Number

$$\frac{1000}{8} \quad \frac{00\ 11}{3} = (83H)$$

Signed Number

MSB

1 000 0011

(4)

It is a (-)ve number but its value is not = $(-3) \times$

Because (-)ve number is always stored in its 2's complement form. So, to read it you again have to do 2's complement of the number.

Why?

$$1000\ 0010 = -2$$

$$1000\ 0001 = -1$$

$$1000\ 0000 = -0$$

There is no -0 in the number system, we are having two 0's -0 and +0.

So, we need a better method to store (-)ve nos

$$+5 = 0101$$

-5 = take 2's complement of (+5)

$$= 1011 \quad (\text{copy the digits from the LSB till you get the first } 1, \text{ then complement everything})$$

* So, if we see 1011 we understand it is (-)ve as MSB = 1,

Now do a 2's complement of 1011 and get 0101 which is (+5)

Hence the no. is = -5

(5)

$$+24 = \underline{0010} \quad \underline{0100}$$

$$-24 = \underline{1101} \quad \underline{1100} \quad (\text{This is how } -24 \text{ is stored inside any computer})$$

↓ How to read

$$\begin{array}{r} 0010 \\ \hline 2 \end{array} \quad \begin{array}{r} 0100 \\ \hline 4 \end{array} \quad \text{and it is } (-)^{\text{ve}} \text{ hence } (-24)$$

$$0 \Rightarrow 0000$$

[Take 2's complement and it gives you back 0 (not minus zero)]

$$-0 \Rightarrow 0000$$

Both are same

there is no (-0) in 2's complement system.

Now,
Find

$$1000 \quad 0011$$

↓ 2's complement

$$\rightarrow \quad \begin{array}{r} 0111 \\ \hline 7 \end{array} \quad \begin{array}{r} 1101 \\ \hline D \end{array} = -7DH$$

Overflow Flag: It matters only for signed numbers

To see the MSB we decide whether a no. is (+)ve (-)ve

Sometimes the MSB gives you a wrong sign when the event named Overflow occurs.

⇒ When the result is overflowed out of the range of a signed number

$-80, \dots, -01,00H, \dots, 7F$

(6)

When your result is more than $7FH$ (maximum value of (+)ve no.) or less than $-80H$ (minimum value of (-)ve no.), such an event is called an Overflow.

Your result is still of 8-bits only, but it has gone out of range.

At that point, OV flag is set.

Ex. Add two (+)ve numbers why we are getting a (+)ve number.

$$\begin{array}{r}
 7F \\
 01 \\
 \hline
 80
 \end{array}
 \quad \begin{array}{l}
 \text{Because a signed no.} \\
 \text{can't be bigger than} \\
 7F, \text{ Hence you've} \\
 \text{gone out of range.}
 \end{array}$$

1000 0000

How to know a no. is (+)ve or (-)ve?

Hence, before check the MSB, check the OV flag, if $OV=0$, then MSB is giving actual sign.

If $OV=1$, then MSB gives the opposite of the actual sign.

Ex.1

$$\begin{array}{r}
 23H \\
 + 31H \\
 \hline
 54H
 \end{array}
 \quad \begin{array}{r}
 0010 0011 \\
 0011 0001 \\
 \hline
 0101 0100
 \end{array}$$

No C_6 and
no C_7
Hence
 $OV = C_7 \oplus C_6$
 $= 0 \oplus 0$
 $= 0$

$CY = 0$
 $AC = 0$
 $OV = 0$ (No overflow was MSB gives the correct sign
 $54H$ is in the range $-80H$ to $7FH$)
 $P = 1$ (odd parity)

$$\begin{array}{r} \boxed{1} \\ 27 \\ + 39 \\ \hline 60 \end{array}$$

$$\begin{array}{r} \boxed{1} \boxed{1} \boxed{1} \boxed{1} \boxed{1} \\ 0010 \quad 0111 \\ 0011 \quad 1001 \\ \hline 0110 \quad 0000 \\ 6 \quad 0 \end{array}$$

(7)

Here, $C_6 = 0$
 $C_7 = 0$
Hence $OV = 0 \oplus 0 = 0$

$$CY = 0$$

$$AC = 1$$

$OV = 0$, msB gives the correct sign.

$$P = 0 \text{ (Even parity)}$$

$$\begin{array}{r} -23H \\ + -31H \\ \hline -54H \end{array}$$

$$\begin{array}{r} \boxed{1} \boxed{1} \boxed{1} \\ 1101 \\ 1100 \\ \hline \boxed{1} \boxed{1} \boxed{1} \boxed{0} \\ 1100 \end{array} \quad \begin{array}{l} (2's \text{ com. of } +23) \\ (2's \text{ of } 54 (01010100)) \end{array}$$

Here, $C_6 = 1, C_7 = 1$
Hence $OV = 1 \oplus 1 = 0$

$$CY = 1$$

$$AC = 1$$

$$OV = 0$$

as -54 is bigger than $-80H$ (within the range of
 $-80H$ to $7FH$) the answer is supposed to be
negative and it is negative
hence, there is no overflow

$$P = 0 \text{ (Even parity,
there are 4 1s)}$$

$$\begin{array}{r} -27 \\ + -39 \\ \hline -60 \end{array} \quad \begin{array}{r} \boxed{1} \boxed{1} \boxed{1} \boxed{1} \boxed{0} \boxed{1} \\ 11011100 \\ 11000000 \\ \hline \boxed{1} \boxed{1} \boxed{0} \boxed{0} \boxed{0} \boxed{0} \\ 1 \end{array}$$

$$C_6 = 1, C_7 = 1 \\ OV = 1 \oplus 1 = 0$$

take 2's complement of it

$$\begin{array}{r} 0110 \\ \hline 6 \quad 0 \end{array}$$

hence, $-60H$

$$CY = 1$$

$$AC = 1$$

$$OV = 0 \text{ (in range)}$$

$$P = 0 \text{ (2 1s)}$$

(8)

$$\begin{array}{r}
 42H \\
 + 43H \\
 \hline
 85H
 \end{array}
 \quad
 \begin{array}{r}
 0100 \quad 0010 \\
 0100 \quad 0011 \\
 \hline
 1000 \quad 0101
 \end{array}$$

$$C_6 = 1, C_7 = 0$$

$$OV = 1 \oplus 0$$

$CY = 0$

$AC = 0$

$OV = 1$

$P = 1$

$(+)ve\ no.$

$MSB = 1$, but the number is not negative

Check OV flag which is 1 indicating an overflow occurred.

Hence, the sign bit is wrong

Hence, the no. is actually a

* Add two ~~large~~ numbers

$$\begin{array}{r}
 -42H \\
 -43H \\
 \hline
 -85H
 \end{array}
 \quad
 \begin{array}{r}
 11111110 \\
 10111101 \\
 \hline
 01111011
 \end{array}$$

$out\ of\ the\ range$

CY

MSB

which is a $(+)ve$ no.
which is impossible
as we have added
two $0\ (-)ve$ nos.

$$CY = 1$$

$$AC = 1$$

$OV = 1$ (as the result is out of the range)

$$P = 0$$

$$C_6 = 0$$


$$C_7 = 1$$

$$OV = 1 \oplus 0$$

$$= 1$$

(*) How does the processor determine that there is an Overflow?

⇒ Determined by looking at the CY bit and the carry that comes into MSB (C_6)



- ✓ C_0 : the first carry
- ✓ C_6 : the carry that comes into msb
- ✓ C_7 : the carry that goes out of msb (which is the carry flag)

✓ Overflow flag (OV) is mathematically determined as follows:

$$OV = C_7 \oplus C_6$$

Ex-ORing

i.e., to generate OV
 C_6 and C_7 should be opposite of each other

C_7	C_6	O/P
X	Y	
0	0	0
0	1	1
1	0	1
1	1	0

✓ FO : User-defined flag

✓ processor does not read/ change this flag.

{SETB PSW.5 ; Set FO bit
 CLR psw. 5 ; clear FO bit

RSI, RSO : register bank selectors

(10)


✓ There are 4^{reg.} banks which are a part of the INT. RAM

✓ INT. RAM has a size of 128 bytes, i.e., 128 locations.
(to store the data)

✓ The first 32 bytes are available to us as registers.
(They are general purpose reg.)

✓ In 8085 gave us only 7 reg.s

✓ Increasing no. of reg.s makes the programming faster and easier



MOV A, R0; A gets the value of R0 (of RB0)

PSW4	PSW3	RB
RSI	RSO	
0	0	0
0	1	1
1	0	2
1	1	3

This bank is active by default, at a time only one bank can be active.
To activate bank 1, we should write:

SETB CLR PSW-3
PSW-4

(11)

* Why have they created Reg. Banks?

⇒ Why not number the registers as follows:

R₀, R₁, R₂, ..., R₃₁



* R.B.s are used to reduce the number of opcodes.

⇒ mov A, R₀
 mov A, R₁ } two different opcodes

if we could not create Reg. Banks, then for ^{one} mov instruction we would have 32 opcodes

mov A, R₀
mov A, R₁
mov A, R₂
mov A, R₃
⋮
mov A, R₃₁} 32

For ADD we would require 32 opcodes

For subtraction " " 32 opcodes.

You can't afford 32 opcodes for every instruction.

Let's name them

RO to R7

instead of

RO to R31