

0x14 - Introduction to Async

ENGR 3410: Computer Architecture

Jon Tse


Fall 2020

Housekeeping


- NINJAs to have grading done by end of Nov
- Project Proposal feedback ASAP

Review

- Combinational Circuits - No feedback, no state




- Sequential Logic - Feedback or state




Representing Data

Time as the differentiator...




Representing Data

Time as the differentiator...





Representing Data

Time as the differentiator...







Sampling Data



$$\frac{1}{2} CV^2$$

Setup and Hold




Clocks are Important

- Grant validity to data
- Allow us to synchronize circuits
- Grant us some noise immunity




$$E = \frac{1}{2} h \omega^2 \quad P = \frac{1}{2} f \omega^2$$


But... they always switch



and they're not perfect....




Clock Skew




Clock Jitter

Solving Skew: Clock Tree



Spatial Layout: H-Tree

100/3



Clock Gating to Save Power

Recirculating
register output:




Figure 1a: Feedback MUX

Verilog:
always @(posedge clk)
if (en) q <= d;

Clock-gated output:






Figure 1b: Integrated Clock Gating Cell

VHDL:
wait until clk'event and clk=1;
if (en) q <= d;




Seems Inelegant...

- Clocks define when data is valid
- Lots of special casing requiring control circuits
 - Clock gating
 - Clock skew/jitter
 - Multi-cycle
 - Pipeline stalls
- Need to close timing on the whole chip



Transmit Data from W to E



There must be a better way!

CALL IN THE NEXT 15 MINUTES! **ORDER NOW**

PHONE OPERATORS STANDING BY! Just 4 easy payments of

WHILE SUPPLIES LAST! **\$13.99**

Creating a false sense of urgency is our attempt to break down your rational judgement and

make you impulsively buy something you never would fathom purchasing in any other situation

Sunday Money Back Guarantee. Allow 2-4 Weeks for Delivery



aside from sitting in front of your TV set in the middle of 3 AM programming

Call 1-800-000-0000

Plus S & H


LIMITED TIME OFFER

What if “valid” was explicit?




Implications?



- If there is no new data, no active power!
- What happens if a stage stalls?




Pipelining




Tree FIFO



Slack Matching




Transmit Data from W to E




Transmit Data from W to E



Average Case Behavior



4-bit Ripple Carry Adder



Average Carry Length

Average Carry Length for 16-bit adds is 5.1 bits over 10000 samples

bucket		Total Counts
[0]	1)	111
[1]	2)	443
[2]	3)	1088
[3]	4)	1603
[4]	5)	1593
[5]	6)	1422
[6]	7)	1151
[7]	8)	789
[8]	9)	602
[9]	10)	401
[10]	11)	249
[11]	12)	190
[12]	13)	136
[13]	14)	78
[14]	15)	58
[15]	16)	86





Fig. 4. Radix-4 Ripple-Adder Carry-Length

Multi-Cycle ALU



ULSNAP Teaser




Fig. 2: ULSNAP Architecture


Problem Pushing

- Synchronous
 - Whole chip timing
 - Lots of complexity and special cases
 - Some noise immunity
 - Lots of power lost to clock
- Asynchronous
 - Localized timing considerations
 - Reduced control complexity (by a lot)
 - Noise is an issue depending on circuit family
 - No active power when idle!


Some Cool Ideas

- Obfuscated Silicon
- Easy to Design Processors
- Neural Network Processors


Obfuscated Silicon




(a) Schematic



(b) Baseline




(c) Uniform




(d) Random

Fig. 1: 3-Input C-Element FEOL


PVT Variation Robustness







Clock Skew



Clock Jitter



FPGA



FPGA Pipelining

7 Chips, 7 Years