


# 0x06 - Modern VLSI Flows

ENGR 3410: Computer Architecture


Jon Tse

Fall 2020


# Feedback - Workload



# Feedback - Pace




# Feedback - Verilog




# Feedback - More Time

I wish we spent more time on...

25 responses






# Feedback - Understanding



# Housekeeping

- Feedback Discussion
- Review HW3
- Discuss HW4
- Discuss Lab 2

# Lab 2




$$A = A + B$$




# Lab 2

## 4 Bit Carry Save Adder




# Modern VLSI Flows

- Build a Standard Cell Library (Gates)
- Write a Design Spec
- Design the Micro Architecture
- Write RTL (Verilog)
- Synthesize Verilog -> Standard Cells
- Place and Route Standard Cells
- Close Design








$$S = A + B$$




$$\frac{1}{2} CV^2$$

# NAND Gate

$$A \text{ AND } B \Rightarrow F$$



# Standard Cells



# Spec and RTL for Multiplier

```
module mult (  
    input [W-1:0] A,B,  
    output [2*W-1:0] C  
);
```




$C = A * B$


```
endmodule
```

# Microarchitecture?



$$A \leftarrow A + B$$



# Synthesize RTL



# Place and Route





# Close Design

