

DIGITAL SYSTEM DESIGN

TOPIC – WASHING MACHINE CONTROLLER SEMESTER - 5

TEAM MEMBERS

P N UTTUNGA - PES1UG21EC175

PRAJWAL P KULKARNI - PES1UG21EC186

PRANAV J P - PES1UG21EC189

GUIDE: - Prof. Anuros Thomas K

Project Report:

Washing Machine Controller

Introduction

The **Washing Machine Controller** project is a digital system design undertaken during the fifth semester as part of the Digital System Design course. The primary objective of this project is to develop a washing machine controller using a Finite State Machine (FSM) block and a Timer block. The controller supports multiple washing modes, each with distinct time durations for different states in the washing cycle.

Project Overview

Project Structure

The project is structured into two key components:

- 1. **Finite State Machine (FSM) Block:** Responsible for managing state transitions and receiving signals from both the user and the timer.
- 2. **Timer Block:** Generates the required time periods for each washing cycle. It includes an upcounter and combinational logic to produce accurate timing signals based on count values. The timer values are determined by the clock frequency used in the system.


Functionalities

The washing machine controller offers the following functionalities:

- 1. **States:** The washing machine has the following states: idle, soak, wash, rinse, and spin.
- 2. **Modes of Operation:** Three modes are available: mode1, mode2, and mode3.
- 3. **Timing:** Different time durations are allocated to each mode of operation.

System Flow Chart

The washing machine controller operates based on the interaction between the FSM and Timer blocks. The FSM handles state transitions, while the Timer block ensures precise timing for each state in the washing cycle. The user interacts with the system by inserting a coin and selecting a washing mode.



Finite State Machine (FSM) Block

The FSM block manages the following states:

- **IDLE:** Initial state.
- **READY:** Transitioned to after a coin is inserted.
- WASHING STATES: Soak, wash, rinse, spin, based on the selected washing mode.




Figure 2: State Diagram of Washing Machine Control System

Controller Operation

The operation of the washing machine controller follows a structured sequence:

- 1. **IDLE State:** The FSM is initially in the IDLE state.
- 2. **READY State:** After a coin is inserted, the FSM transitions to the READY state.
- 3. **Mode Selection:** Users in the READY state can choose one of the three washing modes: mode1, mode2, or mode3, determining the timing for each state.
- 4. Cancellation Handling:
 - If no mode is selected, the controller remains in the READY state.
 - If the washing process is canceled at this point, the coin is returned, and the FSM returns to the IDLE state.
- 5. **Washing Process:** Once the washing process starts, canceling it results in a loss of the coin, and the washing machine proceeds with the current cycle.

Design Code:-

```
module washing_machine_controller (
           input clk, // System clock
           input rst, // System reset
           input start, // Start signal to begin the washing process
           input cancel, // Cancel signal to stop the washing process % \left( 1\right) =\left( 1\right) \left( 1\right) \left
           input lid_open, // Signal indicating whether the lid is open
           input mode1, // Mode 1 selection signal
           input mode2, // Mode 2 selection signal
           input mode3, // Mode 3 selection signal
           output reg water_inlet, // Water intake control signal
           output reg idle_op, // Idle state signal
           output reg ready_op, // Ready state signal
           output reg soak_op, // Soaking operation signal
           output reg wash_op, // Washing operation signal
           output reg rinse_op, // Rinsing operation signal
           output reg spin_op, // Spinning operation signal
           output reg coin_rtrn // Coin return signal
);
// Declare the states as parameters
 parameter IDLE = 3'b000;
 parameter READY = 3'b001;
 parameter SOAK = 3'b010;
 parameter WASH = 3'b011;
 parameter RINSE = 3'b100;
 parameter SPIN = 3'b101;
// Declare the state register
 reg [2:0] state, next_state;
// Default values
 always @ (posedge clk or posedge rst) begin
           if (rst) begin
                      state <= IDLE:
           end else begin
                      state <= next_state;
           end
 // Next state logic
 always @ (*) begin
           case (state)
                      IDLE: begin
                                if (start) begin
                                            next_state = READY;
                                end else begin
                                           next_state = IDLE;
```

```
end
    end
    READY: begin
      if (cancel) begin
        coin_rtrn = 1'b1;
        next_state = IDLE;
      end else if (mode1) begin
        // Set timing for mode 1
        next_state = SOAK;
      end else if (mode2) begin
        // Set timing for mode 2
        next_state = WASH;
      end else if (mode3) begin
        // Set timing for mode 3
        next_state = RINSE;
      end else begin
        next_state = READY;
      end
    end
    SOAK: begin
      // Add logic for SOAK state
      if (lid_open) begin
        // Pause the washing process
        next_state = IDLE;
      end else begin
        // Continue with the current state
        next_state = WASH; // Transition to the next state
    end
    WASH: begin
      // Add logic for WASH state
      // Transition to RINSE state
      next_state = RINSE;
    end
    RINSE: begin
      // Add logic for RINSE state
      // Transition to SPIN state
      next_state = SPIN;
    end
    SPIN: begin
      // Add logic for SPIN state
      // Transition back to IDLE state
      next_state = IDLE;
    end
    default: next_state = IDLE;
  endcase
end
```

// Output logic

```
always @ (state) begin
  case (state)
    IDLE: begin
      idle_op = 1'b1;
      ready_op = 1'b0;
      soak_op = 1'b0;
      wash_op = 1'b0;
      rinse_op = 1'b0;
      spin_op = 1'b0;
      water_inlet = 1'b0;
      coin_rtrn = 1'b0;
    end
    READY: begin
      idle_op = 1'b0;
      ready_op = 1'b1;
      soak_op = 1'b0;
      wash_op = 1'b0;
      rinse_op = 1'b0;
      spin_op = 1'b0;
      water_inlet = 1'b0;
      coin_rtrn = 1'b0;
    end
    SOAK: begin
      idle_op = 1'b0;
      ready_op = 1'b0;
      soak_op = 1'b1;
      wash_op = 1'b0;
      rinse_op = 1'b0;
      spin_op = 1'b0;
      water_inlet = 1'b1; // Activate water inlet during soak state
      coin_rtrn = 1'b0;
    end
    WASH: begin
      idle\_op = 1'b0;
      ready_op = 1'b0;
      soak_op = 1'b0;
      wash_op = 1'b1;
      rinse_op = 1'b0;
      spin_op = 1'b0;
      water_inlet = 1'b0;
      coin_rtrn = 1'b0;
    end
    RINSE: begin
      idle_op = 1'b0;
      ready_op = 1'b0;
      soak_op = 1'b0;
      wash_op = 1'b0;
      rinse_op = 1'b1;
      spin_op = 1'b0;
```

```
water_inlet = 1'b1; // Activate water inlet during rinse state
      coin_rtrn = 1'b0;
    end
    SPIN: begin
      idle_op = 1'b0;
      ready_op = 1'b0;
      soak_op = 1'b0;
      wash_op = 1'b0;
      rinse_op = 1'b0;
      spin_op = 1'b1;
      water_inlet = 1'b0;
      coin_rtrn = 1'b0;
    end
    default: begin
      idle_op = 1'b0;
      ready_op = 1'b0;
      soak_op = 1'b0;
      wash_op = 1'b0;
      rinse_op = 1'b0;
      spin_op = 1'b0;
      water_inlet = 1'b0;
      coin_rtrn = 1'b0;
    end
  endcase
end
```

endmodule

Testbench code:-

module washing_machine_tb;

```
// Parameters
reg clk;
reg rst;
reg start;
reg cancel;
reg lid_open;
reg mode1;
reg mode2;
reg mode3;
wire water_inlet;
wire idle_op;
wire ready_op;
wire soak_op;
wire wash_op;
wire rinse_op;
wire spin_op;
wire coin_rtrn;
// Instantiate the washing machine controller module
washing_machine_controller dut (
 .clk(clk),
 .rst(rst),
 .start(start),
 .cancel(cancel),
 .lid_open(lid_open),
 .mode1(mode1),
 .mode2(mode2),
 .mode3(mode3),
 .water_inlet(water_inlet),
 .idle_op(idle_op),
 .ready_op(ready_op),
 .soak_op(soak_op),
 . wash\_op(wash\_op),\\
 .rinse_op(rinse_op),
 .spin_op(spin_op),
 .coin_rtrn(coin_rtrn)
);
// Clock generation
always #5 clk = ~clk;
// Initial values
initial begin
$dumpfile("dump.vcd");
$dumpvars(0,washing_machine_tb);
```

```
clk = 0;
rst = 1;
start = 0;
cancel = 0;
lid_open = 0;
mode1 = 0;
mode2 = 0;
mode3 = 0;
// Reset the system
#10 rst = 0;
// Test a complete wash cycle with mode1
#20 start = 1;
#5 cancel = 1;
#10 cancel = 0;
#10 lid_open = 1;
#15 lid_open = 0;
#5 mode1 = 1;
#100 start = 0;
// Test a complete wash cycle with mode2
#20 start = 1;
#5 cancel = 1;
#10 cancel = 0;
#10 lid_open = 1;
#15 lid_open = 0;
#5 mode2 = 1;
#100 start = 0;
// Test a complete wash cycle with mode 3 \,
#20 start = 1;
#5 cancel = 1;
#10 cancel = 0;
#10 lid_open = 1;
#15 lid_open = 0;
#5 mode3 = 1;
#100 start = 0;
// Test cancellation during different states
#20 start = 1;
#5 cancel = 1;
#10 cancel = 0;
#100 start = 0;
// Test lid open during different states
#20 start = 1;
#10 lid_open = 1;
#15 lid_open = 0;
```

#100 start = 0;
#150 \$finish; // End the simulation after 150 time units
end end
// Display outputs
always @(posedge clk) begin
\$display("Time = %0t, Water Inlet = %b, Idle Op = %b, Ready Op = %b, Soak Op = %b, Wash Op = %b, Rinse Op = %b, Spin Op = %b, Coin Return = %b", \$time, water_inlet, idle_op, ready_op, re

endmodule

end


Simulation Waveform

The simulation of the washing machine controller was performed using the neverilog simulator. The waveform generated provides insights into the system's behavior and interactions between different components




Synthesis Overview

The synthesis phase, conducted using the Genus tool from the Cadence Tool Suite, involved the translation of the high-level washing machine controller design into a gate-level representation. This process ensures that the digital logic is optimized for implementation on hardware. The successful synthesis is evident from the generated schematic, showcasing the efficient transformation of the design into synthesizable logic elements.




Coverage Analysis Summary

Coverage analysis, performed using the IMC tool from the Cadence Tool Suite, assesses the effectiveness of the test cases in exercising different parts of the washing machine controller. The coverage results indicate the comprehensiveness of the testing strategy, ensuring that critical functional aspects are thoroughly validated.



Physical Design Insights

The physical design phase, executed with the Innovus tool from the Cadence Tool Suite, involves translating the synthesized logic into a physical layout suitable for fabrication. The screenshots reveal the floorplan and placement of cells, highlighting the careful arrangement of components to meet performance and area requirements.



Area Report

```
-----
                     Genus(TM) Synthesis Solution 20.11-s111_1
 Generated by:
 Generated on:
                     Oct 20 2023 02:53:12 pm
 Module:
                     washing_machine_controller
 Technology libraries:
                     gpdk045bc
                     physical_cells
 Operating conditions: slow
 Interconnect mode:
                     global
 Area mode:
                     physical library
       Instance Module Cell Count Cell Area Net Area Total Area
washing_machine_controller
                                   45 181.636 44.120
                                                           225.756
```

Timing Report

```
Generated by:
                           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:
                           Oct 20 2023 03:03:23 pm
  Module:
                           washing_machine_controller
  Operating conditions:
  Operating const.

Interconnect mode: global physical library
 Area mode:
Path 1: VIOLATED (-522 ps) Late External Delay Assertion at pin water_inlet
          Group: clk
     Startpoint: (R) state_reg[1]/CK
       Clock: (R) clk
Endpoint: (R) water_inlet
Clock: (R) clk
                     Capture
       Clock Edge:+ 1000
                         1000
0
0 (I)
       Src Latency:+
       Net Latency:+ 0
Arrival:= 1000
                                         0 (I)
     Output Delay:-
                         1000
     Required Time:=
                         0
0
     Launch Clock:-
       Data Path:-
             Slack:=
Exceptions/Constraints:
 output_delay
                                           constraints_top.sdc_line_6
# Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
                                                        (fF) (ps) (ps) (ps) Location
                                                                  00
80 348
47 51
70 56
62 67
0
                                                        3 -
7 28.5
 state_reg[1]/CK -
                                        (arrival)
                                                                                  0
                           CK->Q F
  state_reg[1]/Q -
                                        DFFRHQX8
                                                                                 348
                        A->Y R
B->Y F
                                                        1 8.3
1 6.9
1 3.8
  g1811/Y
 g1805__2883/Y -
g1820__1847/Y -
water_inlet <<-
                                        INVX4
                                                                                 399
                                        NAND2X6
                                                                                 455
                           A1->Y R
                                        A0I21X4
                                                                                 522
                                        (port)
```

Gate Report

```
Generated by:
                            Genus(TM) Synthesis Solution 20.11-s111_1
                            Oct 20 2023 03:04:14 pm
washing_machine_controller
  Module:
  Operating conditions:
                            global
  Interconnect mode:
                            physical library
  Area mode:
 Gate
          Instances Area
                                  Library
                                gpdk045bc
AND2X6
                     15.390
6.840
                                  gpdk045bc
gpdk045bc
A0I21X4
BUFX2
BUFX6
                                   gpdk045bc
                                   gpdk045bc
DFFRH0X8
                       33.858
                        1.385
INVX1
                                   gpdk045bc
TNVX16
                                   gpdk045bc
                        1.043
                                   gpdk045bc
INVX2
INVX4
                         3.488
                                   gpdk045bc
                                   gpdk045bc
INVX6
                        2.095
NAND2BX4
                        3.497
                                   gpdk045bc
NAND2X2
                                   gpdk045bc
NAND2X6
                        9.576
                                   gpdk045bc
                                   gpdk045bc
NAND2X8
                       10.944
                        3.078
8.208
                                  gpdk045bc
gpdk045bc
NAND3BX2
NAND3X8
NOR2BX4
                                   gpdk045bc
                                   gpdk045bc
NOR2X2
                        2.052
NOR2X4
                         6.840
                                   gpdk045bc
NOR2X6
                        8.892
                                   gpdk045bc
                       16.416
NOR2X8
                                   gpdk045bc
                        2.052
2.736
NOR2XL
                                   gpdk045bc
NOR3X2
                                   gpdk045bc
                         7.182
                                   gpdk045bc
                                   gpdk045bc
0AI21X4
                        4.788
                  45 181.636
    Type
               Instances Area Area %
sequential
                        3 33.858
7 13.261
                                     18.6
                                      7.3
8.8
inverter
buffer
                         7 16.074
logic
                       28 118.443
                                     65.2
physical_cells
                                      0.0
                           0.000
                      45 181.636 100.0
```

Power Report

```
Joules engine is used. [RPT-16]
Joules engine is being used for the command report_power.
Info
          : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
          : washing_machine_controller
: ACTP-0009 [ACTPInfo] Activity Propagation Progress Report : 100%
Info
             ACTP-0001 Activity propagation ended for stim#0
PWRA-0001 [PwrInfo] compute_power effective options
Info
Info
           : -mode : vectorless
           : -skip propagation : 1
           : -frequency_scaling_factor : 1.0
: -use_clock_freq : stim
           : -stim :/stim#0
           : -fromGenus : 1
          : ACTP-0001 Timing initialization started
Info
          : ACTP-0001 Timing initialization ended
: PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
Info
Info
          : option..
: option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
: flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
: of power analysis, ignored this option.
Info : PWRA-0002 Started 'vectorless' power computation.
Info : PWRA-0007 [PwrInfo] Completed successfully.
: Info=6, Warn=2, Error=0, Fatal=0
Instance: /washing_machine_controller
Power Unit: W
PDB Frames: /stim#0/frame#0
                            Leakage
      Category
                                                                                       Total
        memory
                        0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                                                  0.00%
                        2.02172e-09 4.10002e-05 9.31668e-06 5.03189e-05
                                                                                                 30.81%
      register
                                          0.00000e+00
                                                             0.00000e+00
                        0.00000e+00
                                                                              0.00000e+00
                                                                                                  0.00%
          latch
                        1.05535e-08
                                          5.28993e-05
                                                             5.79685e-05
                                                                               1.10878e-04
                                                                                                 67.90%
          logic
           bbox
                        0.00000e+00
                                          0.00000e+00
                                                             0.00000e+00 0.00000e+00
                                                                                                  0.00%
                       0.00000e+00 0.00000e+00 2.09952e-06 2.09952e-06 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
          clock
                                                                                                  1.29%
                                                                                                   0.00%
            pad
                        0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                        1.25753e-08 9.38995e-05 6.93847e-05 1.63297e-04 100.00%
     Subtotal
   Percentage
                                0.01%
                                                 57.50%
                                                                  42.49%
                                                                                    100.00% 100.00%
```

Conclusion

The Washing Machine Controller project demonstrates the application of digital system design concepts, utilizing a Finite State Machine and Timer block to manage washing cycles efficiently. The project successfully integrates various tools for simulation, synthesis, coverage analysis, and physical design, showcasing a comprehensive approach to digital system development.