
System Verilog for ASIC/FPGA Design & Simulation 2023 -In01 Assignment 4 - R.P.U.A. Pathirana FPGA Implementation

In this lab session following digital designs were implemented on the Xilinx zybo FPGA board.


- 1. And Gate
- 2. 4-bit counter
- 3. UART Matrix Vector Multiplier

This report contains screenshots of the steps and results of the implementation.

1. AND Gate Implementation



Modifying the contrarian file



Then the bit-stream was generated. The board was connected to the PC and the code was uploaded.

Counter wrapper

Scaling down the on-board clock


signal

clk


Working Video

2. 4-bit Counter implementation

Since there is a couple of modules inside the counter wrapper, the counter wrapper was selected as the top module



Modified the contrarian file




Then the bit-stream was generated. The board was connected to the PC and the code was uploaded.

Working Video

3. UART Matrix Vector Multiplier Implementation

This was the main task of the practical session.




Mvm_uart_system module consists of several low-level modules as shown in the above figure. The functionalities of each low-level module can be explained as follows.

Uart_rx: converts the serial input to parallel data

Matvec_mul: performs the multiplication on input

Skid_buffer: handles the AXI stream signals

Uart rx: translates the result to serial output



Parameters selected.

$$R = 8$$
, $C = 8$, $W X = 8$, $W K = 8$

```
module fpga_module(
   input logic clk, rstn, rx,
   //input logic [NUM_WORDS-1:0][BITS_PER_WORD-1:0] s_data,
   output logic tx//, s_ready
);

mvm_uart_system #(
   .CLOCKS_PER_PULSE(1085), //200_000_000/9600
   .BITS_PER_WORD(8),
   .W_Y_OUT(32),
   .R(8),.C(8),.W_X(8),.W_K(8)
) mvm_uart_system_0 (.*);
```

Functionality of the python script

Python script was used to generate two matrices such as k and x and then send them to the FPGA board through a serial port. After connecting the FTDI converter to the PC, the name of the UART port was included in the script. The Python script also calculates the expected multiplied output and compares it with the received matrix. It runs 20 different test cases and gives the output.

Our output as a txt file

Process of programming the FPGA.


- 1. A new project was created and the zybo board was selected.
- 2. Added all the relevant source files and the FPGA module was selected as the top module.

The board constraint file was added and the modifications were done accordingly.


```
##Pmod Header JC
set property -dict { PACKAGE_PIN V15
set property -dict { PACKAGE_PIN V16
iOSTANDARD LVCMOS33 } [get ports { jc_n[0] }]; #IO_LID_T1_34 Sch=JC1_N
iSTANDARD LVCMOS33 } [get ports { jc_n[0] }]; #IO_LID_T0_34 Sch=JC2_N
iSTANDARD LVCMOS33 } [get ports { jc_n[1] }]; #IO_LID_T0_34 Sch=JC2_N
iSTANDARD LVCMOS33 } [get ports { jc_n[2] }]; #IO_LID_T0_34 Sch=JC2_N
iSTANDARD LVCMOS33 } [get ports { jc_n[2] }]; #IO_LID_T0_34 Sch=JC3_N
iSTANDARD LVCMOS33 } [get ports { jc_n[2] }]; #IO_LID_T0_34 Sch=JC3_N
iSTANDARD LVCMOS33 } [get ports { jc_n[2] }]; #IO_LID_T0_34 Sch=JC3_N
iSTANDARD LVCMOS33 } [get ports { jc_n[3] }]; #IO_LID_T0_34 Sch=JC4_N
iSTANDARD LVCMOS33 } [get ports { jc_n[3] }]; #IO_LID_T0_34 Sch=JC4_N
```

4. Then the synthesis was run.

Synthesized design




Synthesis resource utilization report




5. Run implementation

Implemented design





Implementation resource utilization report




- 6. Bitstream generation
- 7. Connecting zybo board to a USB port using a FTDI converter.
- 8. Modifying the Python script
- 9. Turn on sw[0]
- 10. Power on zybo and send the cord to the FPGA using the hardware manager.
- 11. Run the python script.

Working the design







Full output as a txt file

Working Video (on other team member's PC)