
# System Verilog for ASIC/FPGA Design & Simulation 2023 -In01 Assignment 3 - R.P.U.A. Pathirana


In this Assignment, Matrix Vector Multiplier UART System final verilog code was synthesized using the SAED 32nm EDK and Synopsys Design Compiler. Then the final layout was obtained after doing PnR using the Synopsys IC Compiler II. This report contains screenshots during the process.

Selected parameters: R=8, C=8, W\_X=4, W\_K=3


Top Level Module of the Design




The synthesized RTL design schematic



## Creating a Library





## Creating blocks



#### Synthesized output

### Completed PnR Layout





**Reports** 

```
*mvm_uart_system_timing.rpt
              Open ▼ 🖺
                                                                                                                                              Save ≡ ×
              Report : timing
-path full
                          -delay max
                         -nets
                         -max_paths 100
-transition_time
                         -capacitance
             Design : mvm_uart_system
Version: T-2022.03-SP5-1
             Date : Mon Apr 24 10:44:38 2023
              \# A fanout number of 1000 was used for high fanout net computations.
             Dperating Conditions: ssθp7v125c Library: saed32hvt_ssθp7v125c
Wire Load Model Mode: enclosed
               Path Group: clk
                Path Type: max
                Des/Clust/Port
                                           Wire Load Model
                                                                             Librarv
                mvm_uart_system 35000
                                                                             saed32hvt ss0p7v125c
                                                                                                                                                      Path
                clock clk (rise edge)
clock network delay (ideal)
AXIS MVM_MATVEC tree_reg_7_0_6_0_/QN (DFFX1_HVT)
AXIS_MVM_MATVEC tree_reg_7_0_6_0_/QN (DFFX1_HVT)
                                                                                                                                   0.000
                                                                                                                                                    0.000
                                                                                                                                   0.000
                                                                                                                                                    0.000
                                                                                                                    0.000
                                                                                                                                   0.000 #
                                                                                                                                                    0.000
                                                                                                                                                    0.450
                                                                                                                    0.173
                                                                                                                                   0.450
                                                                                                    0.549
                n309 (net)
                                                                                                                                   0.000
                U275/Y (OR2X1_HVT)
                                                                                                                    0.091
                                                                                                                                                    0.770
0.770
                                                                                                                                   0.320
                n182 (net)
U276/Y (INVX1_HVT)
                                                                                                    0.751
                                                                                                                    0.083
                                                                                                                                   0.103
                                                                                                                                                    0.872 r
                AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_u1_1/c0 (FADDX1_HVT)

AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_u1_1/c0 (FADDX1_HVT)

AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[2] (net) 1
                                                                                                   1 1.341
                                                                                                                                   0.000
                                                                                                                                                    0.872
                                                                                                                    0.220
                                                                                                                                                    1.316 r
                                                                                                         1.341
                                                                                                                                   0.000
                                                                                                                                                    1.316 r
                                                                                                   Plain Text 		 Tab Width: 8 		 Ln 1, Col 1 		 ■ INS
                                     mvm_uart_system_power.rpt
   Open ▼ 🚇
                                                                                                                    Save ≡ ×
 Loading db file '/home/aedc5/libs/tsmc_32nm/SAEnDs2_EDK/libs/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 Report : power
-analysis effort low
Design : mwm uart system
Version: T-2022.03-SP5-1
Date : Mon Apr 24 10:44:38 2023
 Librarv(s) Used:
  saed32hvt\_ss0p7v125c \ (File: /home/aedc5/libs/tsmc\_32nm/SAED32\_EDK/lib/stdcell\_hvt/db\_nldm/saed32hvt\_ss0p7v125c.db)
 Operating Conditions: ss0p7v125c Library: saed32hvt_ss0p7v125c Wire Load Model Mode: enclosed
  Design Wire Load Model
mvm_uart_system 35000
                                                         Library
                                                         saed32hvt_ss0p7v125c
  Global Operating Voltage = 0.7
 ucopal Uperating voltage = 0.7
Power-specific unit information :
Voltage Units = IV
Capacitance Units = 1.000000ff
Time Units = Ins
Dynamic Power Units = luW (derived from V,C,T units)
Leakage Power Units = 1pW
  i - Including register clock pin internal power
  Cell Internal Power = 9.7319 mW
Net Switching Power = 97.4868 uW
Total Dynamic Power = 9.8294 mW (100%)
Cell Leakage Power = 206.8400 uW
                                                                         Leakage
                       Internal
                                               Switching
                                                                                                    Total
Power Group
                                                                                                              ( % ) Attrs
io_pad
                        0.0000
0.0000
0.0000
                                                                           0.0000
0.0000
0.0000
0.0000
                                                                                                   0.0000
0.0000
0.0000
                                                                                                                    0.00%)
memory 0.0000
black_box 0.0000
clock_network 9.6557e+03
                                                   0.0000
                                                                                                                    0.00%
                                                                                              9.6557e+03
84.5462
0.0000
296.0751
                                                   0.0000
                                                                                                                   96.21%)
                                                                                                                               i
                       5.9658
0.0000
70.2982
 register
                                                                     7.7732e+07
                                                   0.8168
                                                                                                                    0.84%)
      ential
 sequential
combinational
                                                                            0.0000
                                                96.6694
                                                                     1.2911e+08
                                                                 2.0684e+08 pW 1.0036e+04 uW
Total
                    9.7320e+03 uW
                                                97.4862 uW
                                                                           Plain Text ▼ Tab Width: 8 ▼ Ln 30. Col 23 ▼ INS
```

```
*************
 Report : port
 Design : mvm_uart_system
 Version: T-2022.03-SP5-1
Date : Mon Apr 24 10:44:37 2023
                                                                Connection
                          Pin
                                    Wire
                                              Max
                Dir
                                                                           Attrs
 Port
                         Load
                                   Load
                                              Trans Cap
                                                                Class
 in 0.0000 0.0000 --
in 0.0000 0.0000 --
in 0.0000 0.0000 --
out 0.0000 0.0000 --
                                            .. ..
 rstn
                                                                - -
 tx
 1
 ************
Report : area
Design : mvm uart system
Version: T-2022.03-SP5-1
Date : Mon Apr 24 10:44:37 2023
Library(s) Used:
     saed32hvt_ss0p7v125c (File: /home/aedc5/libs/tsmc_32nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/
 saed32hvt ss0p7v125c.db)
Number of ports:
                                                 4
Number of nets:
                                              8778
Number of cells:
                                              7466
Number of combinational cells:
                                              5314
Number of sequential cells:
                                             2151
Number of macros/black boxes:
                                               0
                                               828
Number of buf/inv:
Number of references:
                                                50
                                   16349.083457
Combinational area:
Buf/Inv area:
                                      2936.125674
                                   14598.285900
Noncombinational area:
                               0.000000
10333.727892
Macro/Black Box area:
Net Interconnect area:
Total cell area:
                                     30947.369356
                                     41281.097248
 Total area:
1
Report : cell
Design : mvm_uart_system
Version: T-2022.03-SP5-1
Date : Mon Apr 24 10:44:37 2023
Attributes:
   b - black box (unknown)
d - dont_touch
   h - hierarchical
  mo - map_only
n - noncombinational
   r - removable
   u - contains unmapped logic
Cell
                    Reference
                                Library
                                                Area Attributes
AXIS MVM MATVEC U2
                    A022X1_HVT
                                 saed32hvt_ss0p7v125c
                                             2.541440
                                saed32hvt_ss0p7v125c
2.541440
                    A022X1_HVT
AXIS_MVM_MATVEC_U3
AXIS_MVM_MATVEC_U4
                    A022X1_HVT
                                 saed32hvt_ss0p7v125c
AXIS_MVM_MATVEC_U5
                    A022X1_HVT
                                 saed32hvt_ss0p7v125c
                                              2.541440
AXIS MVM MATVEC U6
                    A022X1 HVT
                                 saed32hvt ss0p7v125c
                                             2.541440
AXIS_MVM_MATVEC_U7
                    A022X1_HVT
                                 saed32hvt_ss0p7v125c
                                             2.541440
AXIS_MVM_MATVEC_U8
                    A022X1_HVT
                                 saed32hvt_ss0p7v125c
                                              2.541440
                                 saed32hvt_ss0p7v125c
AXIS_MVM_MATVEC_U9
                    A022X1_HVT
AXIS MVM MATVEC U10
                    A022X1 HVT
                                saed32hvt_ss0p7v125c
                                 2.341440
saed32hvt_ss0p7v125c
2.541440
                                             2.541440
```

AXIS\_MVM\_MATVEC\_U11

AXIS\_MVM\_MATVEC\_U12

A022X1\_HVT

A022X1\_HVT

saed32hvt\_ss0p7v125c

2.541440