

System Verilog for ASIC/FPGA Design & Simulation 2023 -In01

Assignment 4 – R.P.U.A. Pathirana


FPGA Implementation

In this lab session following digital designs were implemented on the Xilinx zybo FPGA board.


1. And Gate
2. 4-bit counter
3. UART Matrix Vector Multiplier

This report contains screenshots of the steps and results of the implementation.

1. AND Gate Implementation



Modifying the contrarian file






Then the bit-stream was generated. The board was connected to the PC and the code was uploaded.


[Working Video](#)

2. 4-bit Counter implementation

Since there is a couple of modules inside the counter wrapper, the counter wrapper was selected as the top module



Modified the contrarian file




Then the bit-stream was generated. The board was connected to the PC and the code was uploaded.

[Working Video](#)

3. UART Matrix Vector Multiplier Implementation

This was the main task of the practical session.




Mvm_uart_system module consists of several low-level modules as shown in the above figure. The functionalities of each low-level module can be explained as follows.

Uart_rx: converts the serial input to parallel data

Matvec_mul: performs the multiplication on input

Skid_buffer: handles the AXI stream signals

Uart_tx: translates the result to serial output



Parameters selected.

R = 8 , C = 8 , W_X = 8 , W_K = 8

```
module fpga_module(
    input logic clk, rstn, rx,
    //input logic [NUM_WORDS-1:0][BITS_PER_WORD-1:0] s_data,
    output logic tx, s_ready
);

    mvm_uart_system #(
        .CLOCKS_PER_PULSE(1085), //200_000_000/9600
        .BITS_PER_WORD(8),
        .W_Y_OUT(32),
        .R(8), .C(8), .W_X(8), .W_K(8)
    ) mvm_uart_system_0 (.);
```

Functionality of the python script

```
import numpy as np
import serial

R=8
C=8

#serial.Serial(NAME_OF_UART_PORT, BAUD_RATE, READ_TIME_OUT)
ser = serial.Serial('COM3', 115200, timeout=0.050)
for i in range(20):
    print(f"***** TEST {i+1} *****\n\n")

    k = np.random.randint(low=-2**7, high=2**7, size=(R,C), dtype=np.int8)
    x = np.random.randint(low=-2**7, high=2**7, size=(C), dtype=np.int8)
    y_exp = k.astype(np.int32) @ x.astype(np.int32)

    ...

    Send k & x
    ...

    kx = np.concatenate([x, k.flatten()])
    kx_bytes = kx.tobytes()

    print(f"\n\n {k=} \n\n{x=} \n\n{kx=} \n\nSent: {kx_bytes=} \n\n")
    #Sending inputs to fpga
    no_of_bytes_sent = ser.write(kx_bytes)

    ...

    Receive y
    ...

    #recieving outputs from fpga 'R' elements, each of size 4 bytes
    y_bytes = ser.read(R*4)
    y = np.frombuffer(y_bytes, dtype=np.int32)
    #print(y_exp.tobytes())


    print(f"Received: \n\n{y=} \n\n {y_exp=} \n\n\n")
```

Python script was used to generate two matrices such as k and x and then send them to the FPGA board through a serial port. After connecting the FTDI converter to the PC, the name of the UART port was included in the script. The Python script also calculates the expected multiplied output and compares it with the received matrix. It runs 20 different test cases and gives the output.

[Our output as a txt file](#)

Process of programming the FPGA.

1. A new project was created and the zybo board was selected.
2. Added all the relevant source files and the FPGA module was selected as the top module.



3. The board constraint file was added and the modifications were done accordingly.


```
G:\Learning\SV course\systemverilog-master\board_constraints\Zybo-Master.xdc

1  ## This file is a general .xdc for the Zybo Rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used signals according to the project
5
6
7  ##Clock signal
8  set_property -dict { PACKAGE_PIN L16  IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L16P_T1_SRCC_35 Sch=sysclk
9  create_clock -add -name sys_clk_pin -period 8.00 -waveform { 0 4 } [get_ports { clk }];
10
11
12  ##Switches
13  set_property -dict { PACKAGE_PIN G15  IOSTANDARD LVCMOS33 } [get_ports { rstn }]; #IO_L16N_T3_VREF_36 Sch=SW0
14  set_property -dict { PACKAGE_PIN P15  IOSTANDARD LVCMOS33 } [get_ports { b }]; #IO_L16P_T3_34 Sch=SW1
15  set_property -dict { PACKAGE_PIN W13  IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L4N_T0_34 Sch=SW2
16  set_property -dict { PACKAGE_PIN T16  IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L9F_T1_DQS_34 Sch=SW3
17
```

```
##Pmod Header JC
set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } [get_ports { tx }]; #IO_L10P_T1_34 Sch=JC1_P
set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS33 } [get_ports { jc_n[0] }]; #IO_L10N_T1_34 Sch=JC1_N
set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } [get_ports { rx }]; #IO_L1P_T0_34 Sch=JC2_P
set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { jc_n[1] }]; #IO_L1N_T0_34 Sch=JC2_N
set_property -dict { PACKAGE_PIN W14 IOSTANDARD LVCMOS33 } [get_ports { jc_p[2] }]; #IO_L8P_T1_34 Sch=JC3_P
set_property -dict { PACKAGE_PIN Y14 IOSTANDARD LVCMOS33 } [get_ports { jc_n[2] }]; #IO_L8N_T1_34 Sch=JC3_N
set_property -dict { PACKAGE_PIN T12 IOSTANDARD LVCMOS33 } [get_ports { jc_p[3] }]; #IO_L2P_T0_34 Sch=JC4_P
set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { jc_n[3] }]; #IO_L2N_T0_34 Sch=JC4_N
```

4. Then the synthesis was run.

Synthesized design



Synthesis resource utilization report

G:/Learning/SV course/Projects/mvm/mvm.runs/synth_1/fpga_module_utilization_synth.rpt

Read-only


13	Table of Contents
14	-----
15	1. Slice Logic
16	1.1 Summary of Registers by Type
17	2. Memory
18	3. DSP
19	4. IO and GT Specific
20	5. Clocking
21	6. Specific Feature
22	7. Primitives
23	8. Black Boxes
24	9. Instantiated Netlists
25	
26	1. Slice Logic
27	-----
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	5564	0	17600	31.61
LUT as Logic	5564	0	17600	31.61
LUT as Memory	0	0	6000	0.00
Slice Registers	3373	0	35200	9.58
Register as Flip Flop	3373	0	35200	9.58
Register as Latch	0	0	35200	0.00
F7 Muxes	0	0	8800	0.00
F8 Muxes	0	0	4400	0.00

* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, f

5. Run implementation

Implemented design




Implementation resource utilization report

G:\Learning\SV course\Projects\mvm\mvm.runs\impl_1\pga_module_utilization_placed.rpt

16 1. Slice Logic
17 1.1 Summary of Registers by Type
18 2. Slice Logic Distribution
19 3. Memory
20 4. DSP
21 5. IO and GT Specific
22 6. Clocking
23 7. Specific Feature
24 8. Primitives
25 9. Black Boxes
26 10. Instantiated Netlists
27
28 1. Slice Logic
29 -----
30
31 +-----+-----+-----+-----+-----+
32 | Site Type | Used | Fixed | Available | Util% |
33 +-----+-----+-----+-----+-----+
34 | Slice LUTs | 5559 | 0 | 17600 | 31.59 |
35 | LUT as Logic | 5559 | 0 | 17600 | 31.59 |
36 | LUT as Memory | 0 | 0 | 6000 | 0.00 |
37 | Slice Registers | 3373 | 0 | 35200 | 9.58 |
38 | Register as Flip Flop | 3373 | 0 | 35200 | 9.58 |
39 | Register as Latch | 0 | 0 | 35200 | 0.00 |
40 | F7 Muxes | 0 | 0 | 8800 | 0.00 |
41 | F8 Muxes | 0 | 0 | 4400 | 0.00 |
42 +-----+-----+-----+-----+-----+
43
44
45 1.1 Summary of Registers by Type

Site Type	Used	Fixed	Available	Util%
Slice LUTs	5559	0	17600	31.59
LUT as Logic	5559	0	17600	31.59
LUT as Memory	0	0	6000	0.00
Slice Registers	3373	0	35200	9.58
Register as Flip Flop	3373	0	35200	9.58
Register as Latch	0	0	35200	0.00
F7 Muxes	0	0	8800	0.00
F8 Muxes	0	0	4400	0.00

- ## Working the design



The screenshot shows a Jupyter Notebook in VS Code. The Explorer sidebar on the left lists the following files:

- uart.ipynb (selected)
- output.txt
- uart.ipynb (output)

The Jupyter Notebook editor displays a code cell with the following Python code:

```

import numpy as np

#print(y)
#print(y_exp)

...
Output exceeds the size limit. Open the full output data in a text editor
***** TEST 1 *****

k=array([[ -7,  4,  7, -78, -59, -116, -103, -42],
        [-70, -6, -111, 123, 44, 40, 14, 80],
        [-62, 25, 16, 86, 90, 112, 58, 28],
        [-26, -21, -10, 97, -71, 65, 69, -12],
        [ 1, -85, 51, 23, -64, 112, -47, 69],
        [122, -128, -110, 81, -55, 22, 60, -90],
        [ 67, -92, -56, 125, -122, -49, 106, -35],
        [110, -69, 106, -48, 77, -37, -89, 47]], dtype=int8)


x=array([  6, 106, -71, -113, -59, 110,  86, -45], dtype=int8)

kx=array([  6, 106, -71, -113, -59, 110,  86, -45, -7,  4,  7,
          -78, -59, -116, -103, -42, -70, -6, -111, 123, 44, 40,
          14, 80, -62, 25, 16, 86, 90, 112, 58, 28, -26,
          -21, -10, 97, -71, 65, 69, -12,  1, -85, 51, 23,
          -64, 112, -47, 69, 122, -128, -110, 81, -55, 22, 60,
          -90, 67, -92, -56, 125, -122, -49, 106, -35, 110, -69,
          106, -48, 77, -37, -89, 47], dtype=int8)

Sent: kx_bytes= b'\x0e\x09\x8f\xc5mV\x03\xf9\x04\x07\xb2\xc5\x8c\x99\x06\xba\xfa\x91,{\x0eP\xc2\x19\x10Wp:\x1c\x06\x0b\x1f6a\x0b9aE\x1f4\x01\xab3\x17\xcc0p\x0d1E2}\x00'
...
y_exp=array([ 29536, -42286, -17957, -8824, -1138, -15262, -1877, 18608])

```

The interface includes a top menu bar (File, Edit, Selection, View, Go, Run, Terminal, Help), a toolbar with icons for file operations, and a bottom status bar showing 'Python 3.10.2'.



```
147 [-64, 187, -39, 61, -77, 48, -76, -77],
148 [ 29, -44, 61, -16, 19, 92, 1, 77],
149 [-83, -180, -63, -31, 32, -96, -21, -186],
150 [-91, 16, -38, 86, -26, -96, -82, -41],
151 [ 66, 7, 123, 35, 10, -122, -118, -83],
152 [-3, -105, 42, 117, -71, 76, -30, 37],
153 [-81, 8, -60, -93, 81, 112, 18, 23]], dtype=int8)
154
155 x=array([-39, -28, 80, 74, 8, 1, -23, -121], dtype=int8)
156
157 kx=array([-39, -28, 80, 74, 8, 1, -23, -121, 86, 17, -31,
158          55, -82, -70, 121, 76, -64, 187, -39, 61, -77, 48,
159          -76, -77, 29, -44, 61, -16, 19, 92, 1, 77, -83,
160          -180, -63, -31, 32, -96, -21, -186, -91, 16, -30, 86,
161          -26, -96, -82, -41, 66, 7, 123, 35, 10, -122, -118,
162          -83, -3, -105, 42, 117, -71, 76, -30, 37, -81, 8,
163          -60, -93, 81, 112, 18, 23], dtype=int8)
164
165 Sent: kx_bytes= b'\xd9\xe4Pj\x08\xe1\xe9\x87V\x11\xe17\xae\xba\tyl\x06k\xd9-\xb3(\xb4\xb3\xd4-\xf0\x13\\|\x01M\xad\x9c\x1c\x1e1 \xa0\xeb\x96\xa5\x10'
166
167
168 Received:
169
170 y=array([-14945, 11383, -5299, 12172, 13688, 22375, 10796, -11184])
171
172 y_exp=array([-14945, 11383, -5299, 12172, 13688, 22375, 10796, -11184])
173
174
175
176 ***** TEST 6 *****
177
178
179
180
181 k=array([[ 124, -2, -113, 121, -110, -19, 94, 59],
182         [-96, 7, 44, 71, -114, 108, 56, -26],
183         [-116, -124, -9, -84, -94, -14, 116, 46],
184         [-5, -10, -47, -52, -65, 95, -80, 32],
```

[Full output as a txt file](#)

[Working Video \(on other team member's PC\)](#)