

Córdova Pichardo Francisco Uziel

Practica 6


```
1 library ieee;
 2 use ieee.std logic 1164.all;
 3 use ieee.std logic arith.all;
 4 use ieee.std_logic_unsigned.all;
 6 entity contador is port
 7 (
       clk, e, clr : in std_logic;
       q : out std logic vector (2 downto 0)
10);
11 end contador;
13 architecture aContador of contador is
14 begin
15
       process(clk,clr)
16
       variable aux : std logic;
17
       variable d : std logic vector(2 downto 0);
18
      begin
19
           if(clr = '1')then
20
               q <= "000";
21
               d:=q;
22
           elsif (clk'event and clk = '1')then
23
24
               if (e='1') then
25
                   for i in 0 to 2 loop
26
                        aux := e;
27
                        if (i=0) then
28
                            q(i) \ll d(i) \times or e;
29
                        else
30
                            for j in 0 to i-1 loop
31
                                aux := aux and d(j);
32
                            end loop;
33
                            q(i) \ll d(i) xor aux;
34
                        end if:
35
                   end loop:
               end if:
36
37
           end if:
       end process;
39 end aContador;
40
```


Simulación Galaxy








Simulación Proteus














Parte 2

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 3 use ieee.std_logic_arith.all;
 4 use ieee.std_logic_unsigned.all;
 6 entity contador is port
 7 (
 8
       clk, e, clr, l, ud : in std logic;
 9
       d: in std logic vector (6 downto 0);
       q : out std_logic_vector (6 downto 0)
10
11);
12 end contador;
13
14 architecture aContador of contador is
15 signal aux : std_logic_vector (6 downto 0);
16 begin
17
18
       process(clk,clr)
      begin
19
          if(clr = '1')then
20
21
               aux <= "0000000";
22
           elsif (clk'event and clk = '1')then
               if (e^{-1}0) then
23
24
                   aux <= aux;
25
               else
26
                   if(l='1')then
27
                       aux<=d;
28
                   else
                       if(ud='1')then
29
30
                          aux <= aux+1;
31
                       else
32
                           aux <= aux-1;
33
                       end if:
                   end if:
34
35
               end if:
36
          end if:
37
       end process;
38
       q <= aux;
40 end aContador;
```

C22V10

```
clk = | 1|
                                                      |24| * not used
    d(6) = |2|
                                                      |23| = q(2)
    d(5) = |3|
                                                      |22| = q(4)
    d(4) = |4|
                                                      |21| = q(1)
                                                      |20|* not used
    d(3) = |5|
    d(2) = |6|
                                                      |19|* not used
      ud = | 7|
                                                      |18|* not used
                                                      |17| = q(0)
       1 = | 8 |
       e =| 9|
                                                      |16| = q(6)
    d(1) = |10|
                                                      |15| = q(5)
                                                      |14| = q(3)
    d(0) = |11|
not used *|12|
                                                      |13|= clr
```

