

Córdova Pichardo Francisco Uziel

Practica 3


```
1 library ieee;
 2 use ieee.std logic 1164.all;
 3
 4 entity PRegistros is port
       d : in std logic vector(6 downto 0);
 7
       es, clk, clr : in std logic;
 8
       oper : in std logic vector(1 downto 0);
       q : out std logic vector(6 downto 0)
10);
11 end PRegistros;
12
13 architecture ARegistros of PRegistros is
14 begin
15
       process(clk, clr)
16
       begin
17
           if(clr = '1') then
               q <= "00000000";
18
19
           elsif (rising edge(clk)) then
20
               if (oper="00") then --retencion
21
                   q<=q;
22
               elsif(oper = "01") then --carga
23
                   q <= d;
               elsif(oper = "10") then --corrimiento ala izquierda
24
25
                   for i in 0 to 6 loop
26
                       if(i > 0) then
27
                           q(i) <= q(i-1);
28
                       end if:
29
                   end loop;
               elsif(oper = "11") then --corrimiento a la derecha
30
31
                   for i in 0 to 6 loop
32
                       if(i < 5)then
33
                           34
                       else
35
                           q(i) \ll es;
36
                       end if:
37
                   end loop:
38
               end if:
39
           end if:
40
       end process:
41 end ARegistros;
```

C22V10

clk	= 1	24 *	not used
es	= 2	23 =	q(5)
d(6)	= 3	22 =	q(3)
d (5)	= 4	21 =	q(1)
d(4)	= 5	20 *	not used
d(3)	= 6	19 *	not used
oper(1)	= 7	18 *	not used
oper(O)	= 8	17 =	q(0)
d(2)	= 9	16 =	q(2)
d(1)	= 10	15 =	q(4)
d(0)	= 11	14 =	q(6)
not used	* 12	13 =	clr


Entrada d= 1001111

Corrimiento a la derecha




Corrimiento a la izquierda

Entrada d=1001111




Salida q=1001111, 0011111, 0111111, 111111


La carga de bits se ve en este punto en ambas simulaciones en el flanco de ascenso




Retención de bits




Simulación proteus




Carga de bits





Retención de bits





Corrimiento a la derecha














Corrimiento a la izquierda

