



```
library ieee;
use iee. std_ logic_ 1164, all;
entity Examen is port
es Oper, CIK, CIr: in std_logic;
   D: in std_logic_vector(2 downto 0);
   display: out std-logic-vector (6 downto 0)
end Examen;
architecture A Examen of Examen is
signal a: std_logic_vector (3 downto 0);
begin
     process (clk, clr)
     begin
        if (clr='1') then
           Q4 "000";
        elsif (rising-edge (CIK)) then
              if (oper = 'o') then
                Q (= D;
             elsif ( oper = 1) then
                  for i in 0 to 2 loop
                        if (i>o) then
                            Q(i) <= Q(i-1);
                        end if:
                  end loop;
             end if;
        end if;
     end process;
-- Convertidor de codigo
```

```
== Convertidor de Codigo

display <= *0000001* When (Q = *000*) else

*1001111 "When (Q = *001*) else

*000010" When (Q = *011*) else

*1001100; When (Q = *100") else

*0100000, When (Q = *100") else

when (Q = *110") else

when (Q = *110") else

when (Q = *110") else

when (Q = *111") else

*0000000";
```