
## Córdova Pichardo Francisco Uziel

## Practica 12

```
1 library ieee;
 2 use ieee.std logic 1164.all;
 4 entity teclado is port(
     F: in std logic vector(3 downto 0);
      CLK, CLR: in std_logic;
 7
      c: inout std logic vector(2 downto 0);
      display: inout std logic vector(6 downto 0));
9 end teclado;
10
11 architecture a teclado of teclado is
12 constant digO: std logic vector(6 downto 0):= "0000001";
13 constant dig1: std logic vector(6 downto 0):= "1001111";
14 constant dig2: std_logic_vector(6 downto 0):= "0010010";
15 constant dig3: std logic vector(6 downto 0):= "0000110";
16 constant dig4: std logic vector(6 downto 0):= "1001100";
17 constant dig5: std_logic vector(6 downto 0):= "0100100";
18 constant dig6: std logic vector(6 downto 0):= "01000000";
19 constant dig7: std logic vector(6 downto 0):= "0001110";
20 constant dig8: std logic vector(6 downto 0):= "00000000";
21 constant dig9: std logic vector(6 downto 0):= "0001100";
22 constant g: std logic vector(6 downto 0) := "0000100";
23 constant digA: std logic vector(6 downto 0):= "0001000";
24 constant NP: std logic vector(6 downto 0):= "11111111";
25
26
27 constant FO: std logic vector(3 downto 0):="1101";
28 constant F1: std logic vector(3 downto 0):="1011";
29 constant F2: std logic vector(3 downto 0):="0111";
30 constant F3: std logic vector(3 downto 0):="1111";
31 constant F4: std logic vector(3 downto 0):="1110";
32
33
34 constant CO: std logic vector(2 downto 0):="110";
35 constant C1: std logic vector(2 downto 0):="101";
36 constant C2: std logic vector(2 downto 0):="011";
```

```
38 signal Aux: std logic vector(6 downto 0);
39 begin
40
41
       process(F, C) begin
42
            CASE F & C is
43
                WHEN (FO) & (CO) => Aux <= dig6;
                WHEN (FO) & (C1) => Aux <= dig5;
44
45
                WHEN (FO) & (C2) => Aux <= dig4;
46
                WHEN (F1) \& (C0) \Rightarrow Aux \ll dig9;
                WHEN (F1) & (C1) => Aux <= dig8;
47
                WHEN (F1) \& (C2) \Rightarrow Aux \ll dig7;
48
49
                WHEN (F2) \& (C0) \Rightarrow Aux \ll diga;
50
                WHEN (F2) \& (C1) \Rightarrow Aux \iff dig0;
51
                WHEN (F2) \& (C2) \Rightarrow Aux \iff g;
52
                WHEN (F4) & (CO) => Aux <= dig3;
53
                WHEN (F4) \& (C1) \Rightarrow Aux \iff dig2;
54
                WHEN (F4) \& (C2) \Rightarrow Aux \iff dig1;
55
56
                WHEN OTHERS => Aux <= NP;
57
            END CASE:
58
       END process DECO;
59
60
            process(CLK, CLR) begin
61
                if(CLR = 'O') THEN
                     C <= "110";
62
63
                elsif(CLK'EVENT AND CLK = '1') THEN
64
                     C <= std logic vector(BIT VECTOR(C) ROR 1);</pre>
65
                end if:
66
            END process ANILLO;
67
            process(CLK, CLR, F) begin
68
                if(CLR = 'O') THEN
69
70
                     display <= NP;
                elsif(CLK'EVENT AND CLK = '1') THEN
71
72
                     if(F = F3) THEN
73
                          display <= display;
74
                     else
75
                         display <= Aux;
76
                     end if:
77
                  end if:
78
            end process REG;
79 end a teclado;
```



## C22V10

```
| 24| * not used
|23| = display(2)
|22| = c(2)
|21| = display(6)
|20| = display(0)
|19| = c(0)
|18| = c(1)
|17| = display(5)
|16| = display(4)
|15| = display(1)
|14| = display(3)
|13| * not used
          clk
f(3)
f(2)
f(1)
                               1234567
                       =
                       =
          f(0)
                       =
             ċŀŕ
                       =
not used
                               8
not used
not used *
                               9
not used *|10
not used * 11
not used * 12
                                                                                                                                |13|* not used
```

