


# Proctica 4:

## Detector de secuencia

Secuencia

1101



Descripción de la máquina de Mealy por la séxtupla

$$M = \{Q, \Sigma, \Delta, \delta, \lambda, q_0\}$$

$$Q = \{A, B, C, D, E\}$$

$$\Sigma = \{0, 1\}$$

$$\Delta = \{0, 1\}$$

$$Edo\_inicial = \{A\}$$

$$\begin{array}{ll} \delta(A, 0) = A & \lambda(A, 0) = 0 \\ \delta(A, 1) = B & \lambda(A, 1) = 0 \\ \delta(B, 0) = A & \lambda(B, 0) = 0 \\ \delta(B, 1) = C & \lambda(B, 1) = 0 \\ \delta(C, 0) = D & \lambda(C, 0) = 0 \\ \delta(C, 1) = C & \lambda(C, 1) = 0 \\ \delta(D, 0) = A & \lambda(D, 0) = 0 \\ \delta(D, 1) = E & \lambda(D, 1) = 1 \\ \delta(E, 0) = A & \lambda(E, 0) = 0 \\ \delta(E, 1) = B & \lambda(E, 1) = 0 \end{array}$$

Parcialmente redundantes


Edo-Act	Entrado	Edo-Sig	Salida
A	0	A	0
A	1	B	0
B	0	A	0
B	1	C	0
C	0	D	0
C	1	C	0
D	0	A	0
D	1	E	1
E	0	A	0
E	1	B	0

A = E  
Son redundantes

# Tabla resultante

Edo-Act	E	Edo-Sig	S
A	0	A	0
A	1	B	0
B	0	A	0
B	1	C	0
C	0	D	0
C	1	C	0
D	0	A	0
D	1	A	1

## Detector reducido



## Asignacion codigo secuencial

A = 00  
 B = 01  
 C = 10  
 D = 11  
 2 ff

	Edo-Act		E
	Q <sub>1</sub>	Q <sub>0</sub>	
A	0	0	0
A	0	0	1
B	0	1	0
B	0	1	1
C	1	0	0
C	1	0	1
D	1	1	0
D	1	1	1

## FF Tipo D

Edo-Sig		S
Q <sub>1</sub> <sup>+</sup>	Q <sub>0</sub> <sup>+</sup>	
0	0	0
0	1	0
0	0	0
1	0	0
1	1	0
1	0	0
0	0	0
0	0	1

# Tabla de excitacion FF tipo D

$Q(k)$	$Q(k+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

Edo. ACT		E	Edo. SIG		S	D <sub>1</sub>	D <sub>0</sub>
Q <sub>1</sub>	Q <sub>0</sub>		Q <sub>1</sub> <sup>+</sup>	Q <sub>0</sub> <sup>+</sup>			
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1
0	1	0	0	0	0	0	0
0	1	1	1	0	0	1	0
1	0	0	1	1	0	1	1
1	0	1	1	0	0	1	0
1	1	0	0	0	0	0	0
1	1	1	0	0	1	0	0

Entrados

D<sub>1</sub>

Q <sub>1</sub> /Q <sub>0</sub>	E	00	01	11	10
0	0	0	0	1	0
1	1	1	1	0	0


D<sub>0</sub>

Q <sub>1</sub> /Q <sub>0</sub>	E	00	01	11	10
0	0	0	1	0	0
1	1	1	0	0	0

$$D_1 = \bar{Q}_1 Q_0 E + Q_1 \bar{Q}_0$$

$$D_0 = \bar{Q}_1 \bar{Q}_0 E + Q_1 \bar{Q}_0 \bar{E}$$

$$S = Q_1 Q_0 E$$



# Córdova Pichardo Francisco Uziel

## Practica 4

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity PDetector is port
5 (
6     E, clk, clr : in std_logic;
7     display : out std_logic_vector(6 downto 0)
8 );
9 end PDetector;
10
11 architecture ADetector of PDetector is
12 signal S : std_logic;
13 signal q : std_logic_vector (1 downto 0);
14 begin
15     process(clk, clr)
16     begin
17         if(clr = '1') then
18             q <= "00";
19             S <= '0';
20         elsif (rising_edge(clk)) then
21             q(0) <= ((not(q(1)))and(not(q(0)))and(E))or((q(1))and(not(q(0)))and(not(E)));
22             q(1) <= ((not(q(1)))and(q(0))and(E))or((q(1))and(not(q(0)))));
23         end if;
24     end process;
25     S <= q(1)and(q(0))and(E);
26     display <= "1001111" when (S='1') else
27         "0000001";
28 end ADetector;
```

C22V10

clk =  1	24  * not used
e =  2	23 = (q_0)
clr =  3	22 = display(4)
not used *  4	21 = display(2)
not used *  5	20 = display(0)
not used *  6	19  * not used
not used *  7	18 = display(6)
not used *  8	17 = display(1)
not used *  9	16 = display(3)
not used * 10	15 = display(5)
not used * 11	14 = (q_1)
not used * 12	13  * not used

