





Practica 5

```
1 library ieee;
 2 use ieee.std logic 1164.all;
 3
 4 entity P5Mensaje is port
 5 (
      clk, clr : in std_logic;
       control : out std_logic_vector(2 downto 0);
 7
 8
       display : out std logic vector(6 downto 0)
 9);
10 end P5Mensaje;
11
12 architecture AP5Mensaje of P5Mensaje is
13 signal aux : std logic vector (9 downto 0);
14 begin
15
       process(clk, clr)
16
      begin
17
          if(clr = '1')then
18
               aux <= "0011001111";
19
           elsif(rising edge(clk))then
20
               case aux is
21
                   when "0011001111" => aux <= "0100010010";
22
                   when "0100010010" => aux <= "1001000001";
23
                   when "1001000001" => aux <= "0011001111";
24
                   when others => aux <= "0000000000";
25
               end case:
26
          end if:
27
      end process;
28
29
       control <= aux (9 downto 7);
30
       display <= aux(6 downto 0);
31 end AP5Mensaje;
```

C22V10

clk = 1	24 * not used
clr = 2	23 = display(1)
not used * 3	22 = display(5)
not used * 4	21 = display(3)
not used * 5	20 = display(0)
not used * 6	19 = control(1)
not used * 7	18 = control (2)
not used * 8	17 = display(2)
not used * 9	16 = display(4)
not used * 10	15 = control(0)
not used * 11	14 = display(6)
not used * 12	13 * not used







