


Practica 12

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity teclado is port(
5     F: in std_logic_vector(3 downto 0);
6     CLK, CLR: in std_logic;
7     c: inout std_logic_vector(2 downto 0);
8     display: inout std_logic_vector(6 downto 0));
9 end teclado;
10
11 architecture a_teclado of teclado is
12 constant dig0: std_logic_vector(6 downto 0) := "0000001";
13 constant dig1: std_logic_vector(6 downto 0) := "1001111";
14 constant dig2: std_logic_vector(6 downto 0) := "0010010";
15 constant dig3: std_logic_vector(6 downto 0) := "0000110";
16 constant dig4: std_logic_vector(6 downto 0) := "1001100";
17 constant dig5: std_logic_vector(6 downto 0) := "0100100";
18 constant dig6: std_logic_vector(6 downto 0) := "0100000";
19 constant dig7: std_logic_vector(6 downto 0) := "0001110";
20 constant dig8: std_logic_vector(6 downto 0) := "0000000";
21 constant dig9: std_logic_vector(6 downto 0) := "0001100";
22 constant g: std_logic_vector(6 downto 0) := "0000100";
23 constant digA: std_logic_vector(6 downto 0) := "0001000";
24 constant NP: std_logic_vector(6 downto 0) := "1111111";
25
26
27 constant F0: std_logic_vector(3 downto 0) := "1101";
28 constant F1: std_logic_vector(3 downto 0) := "1011";
29 constant F2: std_logic_vector(3 downto 0) := "0111";
30 constant F3: std_logic_vector(3 downto 0) := "1111";
31 constant F4: std_logic_vector(3 downto 0) := "1110";
32
33
34 constant C0: std_logic_vector(2 downto 0) := "110";
35 constant C1: std_logic_vector(2 downto 0) := "101";
36 constant C2: std_logic_vector(2 downto 0) := "011";
37
```

```

38 signal Aux: std_logic_vector(6 downto 0);
39 begin
40
41     process(F, C) begin
42         CASE F & C is
43             WHEN (F0) & (C0) => Aux <= dig6;
44             WHEN (F0) & (C1) => Aux <= dig5;
45             WHEN (F0) & (C2) => Aux <= dig4;
46             WHEN (F1) & (C0) => Aux <= dig9;
47             WHEN (F1) & (C1) => Aux <= dig8;
48             WHEN (F1) & (C2) => Aux <= dig7;
49             WHEN (F2) & (C0) => Aux <= dig6;
50             WHEN (F2) & (C1) => Aux <= dig0;
51             WHEN (F2) & (C2) => Aux <= g;
52             WHEN (F4) & (C0) => Aux <= dig3;
53             WHEN (F4) & (C1) => Aux <= dig2;
54             WHEN (F4) & (C2) => Aux <= dig1;
55
56             WHEN OTHERS => Aux <= NP;
57         END CASE;
58     END process DECO;
59
60     process(CLK, CLR) begin
61         if(CLR = '0') THEN
62             C <= "110";
63         elsif(CLK'EVENT AND CLK = '1') THEN
64             C <= std_logic_vector(BIT_VECTOR(C) ROR 1);
65         end if;
66     END process ANILLO;
67
68     process(CLK, CLR, F) begin
69         if(CLR = '0') THEN
70             display <= NP;
71         elsif(CLK'EVENT AND CLK = '1') THEN
72             if(F = F3) THEN
73                 display <= display;
74             else
75                 display <= Aux;
76             end if;
77         end if;
78     end process REG;
79 end a_teclado;

```



C22V10

clk	=	1		24	* not used
f(3)	=	2		23	= display(2)
f(2)	=	3		22	= c(2)
f(1)	=	4		21	= display(6)
f(0)	=	5		20	= display(0)
clr	=	6		19	= c(0)
not used	*	7		18	= c(1)
not used	*	8		17	= display(5)
not used	*	9		16	= display(4)
not used	*	10		15	= display(1)
not used	*	11		14	= display(3)
not used	*	12		13	* not used

