
	PHYSICS PRACTICAL SHEETS Date: 2078 / 67 / 07 CAMPUS CAMPUS Experiment No. 4
RODUCT	Class: Bsc. CSTT Roll No.: Shift: Moning Sub: Set:
	TO DESIGN AND STUDY THE LOCATCAL GATES USING NOT, AND OR, NOTE & NAND BY TTL.
	APPARATUS REQUIRED:
	i) Diodes ii) Transiston (BC 547C)
	iii) Breadboard iv) Jumper wives V) Multimeter vi) Power supply De(50)
	THEOPY:
-	logic lates are the elementary building blocks of one digital system. These are electronic circuit flowing one or more
-	the one ignet and only one output I responds only to
_	God me output a based of a corain logic. Based on mis
	NAND Gates are named as OR Gate, AND Gate, NOR Get &
	ore universel yetes.
n _n	The AND Gate is sometimes called the all of nothing gate? When all input one HIGH, then butput is HIGH, else output is
	10W.



	Soolean expression	Logical symsol			Trum Tot	le
	5000 A7 = 7 7 - 2	U U	Top	ws	Owbe	1
			A	'B	4	
	4 = A.B	0 1	0	0	. 0	
		0	0	microphane.	0	
		S		0	0	
<i>k</i>			l	1		
<i>(i)</i>	OR Gate:	3.7		·		
	The or yote a	sometimes colled o	iny or	all go	ate. When	all
	inputs one low	hen output 4 low	else	ownut	и Изан.	
	Boolean expression	logic symsol		Trum -	7056	
		4 1		us	Dupue	
			A	B	y	
		1 2 2	0	0	0	-
	Y= A+B		, 0	1	1	
		G		0		
			1	111	/.	
ii)	NOT yate:		<u> </u>		1	
	The NOT gate is	often colled on	Inverte	a The A	DT gate	her
	only one input.	It gives own as	a/co	mplemen	of How.	
	0	U			6 /	
	Boolean expression	Logie diegrom		Tru	n 706le	1
		0 0		Onpw	- Owp	ut
		A-Don't		A	Y	
	Y = A	A		.0	1	
)





fig. Experimental dicin degram for NOT got



for Experimental circuit disprem for NOR yor

W) NOR yeter The me combi	ination of OR & N	or gare u	Shich pr	durai	hyn
owput if all in	plan ano 1000, otherm	ie Tow	o upu .		
Bodean expression	logic diagrom	. (Trum 7056		
	U · J	Tapu	<u> </u>	Durpui	2
•		P.	B	y'	
		0	0	J	
1= (A+B)	A-Pay	0		0	
	3	11:1	0	0	
			7	0	
Ow surper of me	ting of AND gote on Wigh?	nd NOT	yake	which p	w of
ony one of the	input in low.			which policy	w of
ony one of the	input in low.	Tain	Toslo	3 / 500 /	
ony one of the	input in low.		Tos le	which production	
ony one of the	input in low.	Tain	Tos be us B	3 / 500 /	
ony one of the	input in low.	Tain Sop A	Tos le	3 / 500 /	
ony one of the problem	input in low.	Taim Prop	Tos be us B	3 / 500 /	
ony one of the	logic degrom	Tain Sop A	Toslo Us B	3 / 500 /	
ony one of the problem	logic degrom	Tain Sop A	Toslo Us B	Owy	
	logic degrom	Tain Sop A	Toslo Us B	Owy	




fig. Experimental circuit diagram for NAND gale

-				
08	BSERVATJONS:			
	·			
Lea	r count of wollow	over = 0.1V		
deo	r count of amou	der = 0.1 A	· · · · · · · · · · · · · · · · · · ·	
			·	· · · · · · · · · · · · · · · · · · ·
105	le 1: OR Gare			
SN	- Caput		Dupur	
-	A (IDU)	B (1014-)	Y (volt)	
	0	0	0	
3	0	3.2	3	
\ 4	3.2	0	3	
/	3.2	3,2	8	1
Cu	0 000			
1054	e 2: AND Gate,			
an	Topus	· ·	Owpur	2 -
0.4	A (VOL)	Bious	Y (00 L)	
1	0	0	0/	
2	0	3,2	0.2	
3	3.2	0	0.2	
4	3.2	3.2	3	
			The second secon	
Tosse	3: NOT gate:			
SM	Poput	Owpur		
8.	A (vol)	B(vov)		
1 .	0	3.4		
2	3.4			

	21.0.0.1			
Closse	, 4: NOR Gele.			-1
S . K			Dupu	1
SN	A (vov)	B(vov)	y (vov)	
		0	3	
1	0	3.2	0.5	
	3.2	0	0.5	
3 U		3.2	0.5	
	3.2			
Costo	53 NAND Geres			
			D. ibn. t	
SN	Topus	7	Duput	
	A (vov)	B (volt)	Y(wu)	
1	0	0	3	
2	0	3.3	3-1	-
3	3. 3	0/	3-1	1 1 1 1 1 1
4	3.3	8.3	0.1	1
A CC	U[7:	The state of the s		
(CO)	JU.	1- 3-,		
-	- 0 .			
	NOT Gale:	2 2 2 9	out is 3-4 and	vice versa
When	me input u	0, The out	w is so ond	VICE VOLSA
FOR	or yate;			*.*
(1) mi	both inputs or	re of the or	upur is also 0	and when bot
Will			3.2V, no owput	

When both input one 3.3, he output 2 3 and when both or ony of the inputs is 0, no output is 8 of 0.2V For NAND late: when both the jupuls one O, owner is BV When born inputs are 3.3V output is 0.1V & when either of the inputs are a owput & 8.1 V. For NOR Light: when both inputs one o, output is & when both inputs either one input is 3.20 the output is 0.50. CONCLUSION); Mence The logic gates / DR, AND, NOR, AND & NAND can be Studied & designed using TTL PRECAUTIONS: 1) The wire should hot be loose in The Groundboard. i) The voltage supply must be charted before hand. ii) Transutors need to be connocted properly