

## PHYSICS PRACTICAL SHEETS

Date:		(o)	Prigre CA	AMPUS	
		TT	Z /	Experiment No.:	
Roll No			6/5	Group:	
Chinet	imorning	riment (Block	Letter)	Set:	
				ING BREADBOARD.	
(0	8 1001	PS. FITP	F_0F 134 03	The de Breezell Bourte	
APPARATUS REQUIRED:					
HYPE	HRATUS	KEQUIKE	· U:		
il Bro	ad Roard		ii) Power	Junalu	
ii) Brend Board ii) Power Jupply iii) Mullimeter iv) 7400 IC					
S) (ED ( Light Empling Diode)					
THEORY:					
The basic memory digital circuit a collect flip-flop. It has					
two stable stare leither high'i' or low'o'. It con be come-					
moved by using NAND or NOR gate					
The Prip-from & sciol to be momony direct since it's Property					
will remain as let until some operation a done to its AS					
such flip-flop con be used to store one bit. For instances					
of the Aip-flop is sold to be low stable state, I am be					
reported as storing a logic.					
Joseph Mary					
Four NAND gates and one connected as shown in fig to					
form a 85 Airflup circuis. The Airflup has woughly two owness					
Q and Q. The inputs and owputs positivities for Rs firstop					
			Mith toble		
SN	R	S	Q	Comments	
1	0	0	last state	No change	
2	0	- 1	<b>(D)</b> . 1	set	
3	1	0	ø 0	Reser	
4	1 .	1	¥	For bidden	
·			_ ^ _ 11 - 19 11 1	TO A DE TE	





The flipflop simply remains in its last state. The second input and By low. They 'I' at S' input a soid to be set flipping and it switches to the stable state where Q=1 and Q=0 The third input condition is l=1 and s=0. This condition forces the owner of NAND gotes A Dow & R high, They I at R input is soid to be reset. That is it switches state Q=0 and Q=1. The last condition is p=1 and S=1 is for bidden e D=1. Rw & violates the boxic definition of fripfiop that requires the Q to be complement of Q. OBSERVATION: 8(+0.10) R (+0.10) (10.10) Q (10.10) Comment. 5et O leso 0 0 0,2 No chenge 0,2 0,2 forbidden RESULT: From the coore observation toble, we from see that The fruth toble for Rs flip flop is scriped with the observed value io in the tosse, the supply voltage a 50 and owner high a 3v and owner low is o ev which is slightly different from exoct supply.

CONCLUSION:
A CASE OF THE PARTY OF THE PART
Here we supplied input voltage 5V on high (1) and on low (8).
But the owner with executed values
different andrim of a different from the giran a
different andisime it & different from the experience of auc to drop or the transutor and resultor used in the giran of all the order of the transport of memory device and
IC. The means flipflop 4 ass anount
alue to drop or the tronsutur and results and memory device and IC. That means flip flop y also known as memory device and con be a store one bit.
PRECAUTIONS:
1) The wires should be connected progresly
11) The manuscript they so the
ii) The wires chould not be loose.
(1) The Wiss since