MIPS32[®] Instruction Set Quick Reference

RD — DESTINATION REGISTER
RS, RT — SOURCE OPERAND REGISTERS
RA — RETURN ADDRESS REGISTER (R31)
PC — PROGRAM COUNTER

Acc — 64-bit accumulator

Lo, Hi — Accumulator low (Acc31:0) and high (Acc63:32) parts

± — Signed operand or sign extension

Ø — Unsigned operand or zero extension

∷ — Concatenation of bit fields

R2 — MIPS32 Release 2 instruction

DOTTED — ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

	ARITH	METIC OPERATIONS
ADD	RD, Rs, RT	$R_D = R_S + R_T$ (overflow trap)
ADDI	Rd, Rs, const16	$R_D = R_S + const 16^{\pm}$ (overflow trap)
ADDIU	$R_{\text{D}},R_{\text{S}},\text{const}16$	$R_D = R_S + const 16^{\pm}$
ADDU	RD, Rs, RT	$R_D = R_S + R_T$
CLO	RD, Rs	RD = COUNTLEADINGONES(Rs)
CLZ	RD, Rs	$R_D = CountLeadingZeros(Rs)$
LA	Rd, label	RD = Address(label)
LI	Rd, imm32	$R_D = I_{MM}32$
LUI	RD, CONST16	RD = CONST16 << 16
MOVE	RD, Rs	$R_D = R_S$
NEGU	RD, Rs	$R_D = -R_S$
SEB ^{R2}	RD, Rs	$R_{D} = Rs_{7:0}{}^{\pm}$
SEH ^{R2}	RD, RS	$R_D = R_{S_{15:0}}^{\pm}$
SUB	RD, RS, RT	$R_D = R_S - R_T$ (overflow trap)
SUBU	RD, Rs, RT	$R_D = R_S - R_T$

	Shift and	ROTATE OPERATIONS
ROTR ^{R2}	Rd, Rs, bits5	$R_D = R_{S_{BITS5-1:0}} :: R_{S_{31:BITS5}}$
ROTRV	RD, Rs, RT	$R_D = R_{S_{RT4:0-1:0}} :: R_{S_{31:RT4:0}}$
SLL	RD, Rs, shift5	$R_D = R_S << shift 5$
SLLV	R_D , R_S , R_T	$R_{\text{D}} = R_{\text{S}} << R_{\text{T}_{4:0}}$
SRA	RD, Rs, shift5	$R_D = Rs^{\pm} >> shift 5$
SRAV	RD, RS, RT	$R_D = R_S^{\pm} >> R_{T_{4:0}}$
SRL	RD, Rs, shift5	$R_D = R_S^{\varnothing} >> shift 5$
SRLV	Rd, Rs, Rt	$R_{\rm D} = R_{\rm S}{}^{\varnothing} >> R_{\rm T_{4:0}}$

	Logical and	BIT-FIELD OPERATIONS
AND	RD, Rs, RT	$R_D = R_S \& R_T$
ANDI	Rd, Rs, const16	$R_D = Rs \& const 16^{60}$
EXT ^{R2}	Rd, Rs, P, S	$R_S = R_{Sp+s-1:p}^{\varnothing}$
INS^{R2}	RD, Rs, P, S	$R_{D_{\mathbb{P}^{+S-1}:\mathbb{P}}}=R_{\mathbb{S}_{S-1:0}}$
NOP		No-op
NOR	RD, Rs, RT	$R_D = \sim (R_S \mid R_T)$
NOT	RD, Rs	$R_D = \sim R_S$
OR	RD, R S, R T	$R_D = R_S \mid R_T$
ORI	$R_{\text{D}},R_{\text{S}},\text{const}16$	$R_D = R_S \mid const16^{\varnothing}$
$WSBH^{R2}$	RD, Rs	$R_D = R_{S_{23:16}} :: R_{S_{31:24}} :: R_{S_{7:0}} :: R_{S_{15:8}}$
XOR	Rd, Rs, Rt	R _D = R _S ⊕ R _T
XORI	RD, Rs, CONST16	$R_D = R_S \oplus const 16^{\varnothing}$

(CONDITION TESTING AN	D CONDITIONAL MOVE OPERATIONS
MOVN	RD, Rs, RT	IF $RT \neq 0$, $RD = Rs$
MOVZ	RD, Rs, RT	IF $R_T = 0$, $R_D = R_S$
SLT	RD, Rs, RT	$R_D = (Rs^{\pm} < Rt^{\pm}) ? 1 : 0$
SLTI	RD, Rs, CONST16	$R_D = (Rs^{\pm} < const16^{\pm}) ? 1 : 0$
SLTIU	RD, Rs, CONST16	$R_D = (R_S^{\varnothing} < const16^{\varnothing}) ? 1 : 0$
SLTU	RD, RS, RT	$R_D = (Rs^{\varnothing} < R\tau^{\varnothing}) ? 1 : 0$

	MULTIPLY AND DIVIDE OPERATIONS				
DIV	Rs, Rt	$Lo = Rs^{\pm} / Rr^{\pm}; HI = Rs^{\pm} \text{ mod } Rr^{\pm}$			
DIVU	Rs, Rt	Lo = $Rs^{\varnothing} / R\tau^{\varnothing}$; $Hi = Rs^{\varnothing} \mod R\tau^{\varnothing}$			
MADD	Rs, Rt	$Acc += Rs^{\pm} \times Rr^{\pm}$			
MADDU	Rs, Rt	$Acc += Rs^{\varnothing} \times Rt^{\varnothing}$			
MSUB	Rs, Rt	$Acc = Rs^{\pm} \times Rt^{\pm}$			
MSUBU	Rs, Rt	$Acc = Rs^{\emptyset} \times Rt^{\emptyset}$			
MUL	Rd, Rs, Rt	$R_D = Rs^{\pm} \times RT^{\pm}$			
MULT	Rs, Rt	$Acc = Rs^{\pm} \times Rr^{\pm}$			
MULTU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rr^{\varnothing}$			

	ACCUMULA	FOR ACCESS OPERATIONS
MFHI	Rd	$R_D = H_I$
MFLO	$R_{\mathbb{D}}$	RD = Lo
MTHI	Rs	HI = Rs
MTLO	Rs	Lo = Rs

	JUMPS AND BRANC	HES (NOTE: ONE DELAY SLOT)
В	off18	PC += off18 [±]
BAL	OFF18	$R_A = PC + 8$, $PC += off18^{\pm}$
BEQ	Rs, Rt, off18	IF $Rs = R_T$, $PC += off18^{\pm}$
BEQZ	Rs, off18	IF $Rs = 0$, $PC += off18$
BGEZ	Rs, off18	IF $Rs \ge 0$, $PC \leftarrow off18^{\pm}$
BGEZAL	Rs, off18	$R_{\text{A}} = PC + 8; \text{ if } R_{\text{S}} \ge 0, PC += \text{off} 18^{\pm}$
BGTZ	Rs, off18	IF $Rs > 0$, $PC += off18^{\pm}$
BLEZ	Rs, off18	IF Rs \leq 0, PC += off18 $^{\pm}$
BLTZ	Rs, off18	IF $Rs < 0$, $PC += off18^{\pm}$
BLTZAL	Rs, off18	$R_A = PC + 8$; if $R_S < 0$, $PC += off18^{\pm}$
BNE	Rs, Rt, off18	IF Rs \neq RT, PC += OFF18 $^{\pm}$
BNEZ	Rs, off18	IF Rs \neq 0, PC += off18 $^{\pm}$
J	ADDR28	PC = PC _{31:28} :: ADDR28 ⁶⁰
JAL	ADDR28	$R_A = PC + 8$; $PC = PC_{31:28} :: ADDR 28^{60}$
JALR	RD, Rs	$R_D = PC + 8$; $PC = Rs$
JR	Rs	PC = Rs

	LOAD AN	D STORE OPERATIONS
LB	RD, off16(Rs)	$R_{\text{D}} = \text{MEM8}(R_{\text{S}} + \text{off16}^{\pm})^{\pm}$
LBU	RD, OFF16(Rs)	$R_D = \text{mem8}(R_S + \text{off16}^{\pm})^{\varnothing}$
LH	R_{D} , off16(Rs)	$R_D = \text{mem}16(R_S + \text{off}16^t)^t$
LHU	RD, OFF16(Rs)	$R_{\text{D}} = \text{mem} 16 (R_{\text{S}} + \text{off} 16^{\pm})^{\emptyset}$
LW	RD, OFF16(Rs)	$R_D = \text{MEM}32(R_S + \text{OFF}16^{\pm})$
LWL	RD, off16(Rs)	$R_D = LoadWordLeft(Rs + off16^{\pm})$
LWR	R_{D} , off16(Rs)	$R_D = LoadWordRight(Rs + off16^{\pm})$
SB	R s, off 16 (R t)	$_{\mathrm{MEM}}8(R_{\mathrm{T}}+_{\mathrm{OFF}}16^{\pm})=R_{S_{7:0}}$
SH	R s, off 16 (R t)	$MEM16(RT + OFF16^{\pm}) = RS_{15:0}$
sw	Rs, off16(Rt)	$_{\text{MEM}}32(R_{\text{T}} + off16^{\text{t}}) = R_{\text{S}}$
SWL	Rs, off16(Rt)	StoreWordLeft(Rt + off16 ^t , Rs)
SWR	Rs, off16(Rt)	${\tt StoreWordRight}(R{\tt T}+{\tt off}16^{t},R{\tt S})$
ULW	RD, off16(Rs)	$R_D = unaligned_mem32(Rs + off16^{\pm})$
USW	Rs, off16(Rt)	${\tt unaligned_mem32}(R{\tt t} + {\tt off16}^{\tt t}) = R{\tt s}$

	Atomic Read-Modify-Write Operations					
LL	RD, off16(Rs)	$R_D = MEM32(Rs + off16^{\pm}); link$				
SC	RD, OFF16(Rs)	if Atomic, mem32(Rs + off16 t) = Rd; Rd = Atomic ? 1 : 0				



OPCOE	DES. BASI	E CONVER	RSIC	ON. A	SCII S	SYMB	OLS		(3)	
	(1) MIPS			, .		Hexa-	ASCII		Неха-	ASCI
opcode	funct	funct	Bi	nary		deci-	Char-		deci-	Char-
(31:26)	(5:0)	(5:0)		nai y	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00	0000	0	0	NUL	64	40	(a)
(.)	011	sub.f		0001	1	1	SOH	65	41	A
j	srl	mul.f		0010	2	2	STX	66	42	В
jal	sra	div.f		0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f		0100	4	4	EOT	68	44	D
bne	3110	abs.f		0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	200	0110	6	6	ACK	70	46	F
bgtz	srav	neg.f		0111	7	7	BEL	71	47	G
addi	jr	neg,		1000	8	8	BS	72	48	H
addiu	jalr			1001	9	9	HT	73	49	I
slti	movz			1010	10	a	LF	74	4a	j
sltiu	movn			1011	11	b	VT	75	4b	K
andi	syscall	round.w.f		1100	12	c	FF	76	4c	L
ori	break			1101	13	d	CR	77	4d	M
	Dreak	trunc.w.f		1110	14	e	SO	78	4e	N
xori		ceil.w.f	2000		15	f		\$20,000,000	4f	O
lui	sync	floor.w.f		1111			SI	79 80	50	P
(2)	mfhi mthi			0000	16	10	DLE DC1	81		
(2)	mthi			0001	17	11	DC1	(827)	51	Q
	mflo	movz.f		$0010 \\ 0011$	18 19	12 13	DC2	82 83	52 53	R S
	mtlo	movn.f					DC3			T
				0100	20	14	DC4	84	54	
				0101	21	15	NAK	85	55	U
			100	0110	22	16	SYN	86	56	V
	1000			0111	23	17	ETB	87	57	W
	mult		-	1000	24	18	CAN	88	58	X
	multu			1001	25	19	EM	89	59	Y
	dív			1010	26	la	SUB	90	5a	Z
	divu			1011	27	1b	ESC	91	5b	[
				1100	28	lc	FS	92	5c	/
				1101	29	ld	GS	93	5d	j
			00000	1110	30	1e	RS	94	5e	^
				1111	31	1f	US	95	5f	-
lb	add	cvt.s.f		0000	32	20	Space	96	60	
1h	addu	$\operatorname{cvt.d} f$	1.00	0001	33	21	!	97	61	a
lwl	sub			0010	34	22	"	98	62	b
lw	subu			0011	35	23	#	99	63	c
lbu	and	cvt.w.f		0100	36	24	\$	100	64	d
lhu	or			0101	37	25	%	101	65	e
lwr	xor			0110	38	26	&	102	66	f
	nor			0111	39	27		103	67	g
sb				1000	40	28	(104	68	h
sh				1001	41	29)	105	69	i
swl	slt			1010	42	2a	*	106	6a	j
SW	sltu			1011	43	2b	+	107	6b	k
			1000	1100	44	2c	,	108	6c	1
				1101	45	2d	-	109	6d	m
swr			10	1110	46	2e		110	6e	n
						2f	1	111	6f	0
cache			10	1111	47					
cache 11	tge	c.f.f	10 11	1111 0000	48	30	0	112	70	p
ll lwc1	tgeu	c.un. f	10 11 11	1111 0000 0001	48 49	30 31	0	112 113	71	
11	0.00	c.un. f	10 11 11 11	1111 0000 0001 0010	48 49 50	30 31 32	0 1 2	112 113 114	71 72	p
ll lwc1	tgeu	c.un.f c.eq.f c.ueq.f	10 11 11 11 11	1111 0000 0001 0010 0011	48 49 50 51	30 31 32 33	0 1 2 3	112 113 114 115	71 72 73	p q
ll lwc1 lwc2	tgeu tlt	c.un.f c.eq.f c.ueq.f c.olt.f	10 11 11 11 11	1111 0000 0001 0010 0011 0100	48 49 50 51 52	30 31 32 33 34	0 1 2 3	112 113 114 115 116	71 72 73 74	p q r
ll lwc1 lwc2	tgeu tlt tltu	c.un.f c.eq.f c.ueq.f	10 11 11 11 11 11	1111 0000 0001 0010 0011 0100 0101	48 49 50 51 52 53	30 31 32 33 34 35	0 1 2 3 4 5	112 113 114 115 116 117	71 72 73 74 75	p q r s
ll lwc1 lwc2 pref	tgeu tlt tltu	c.un.f c.eq.f c.ueq.f c.olt.f	10 11 11 11 11 11	1111 0000 0001 0010 0011 0100	48 49 50 51 52 53 54	30 31 32 33 34 35 36	0 1 2 3 4 5 6	112 113 114 115 116	71 72 73 74 75 76	p q r s
ll lwc1 lwc2 pref	tgeu tlt tltu teq	<pre>c.un.f c.eq.f c.ueq.f c.olt.f c.ult.f</pre>	10 11 11 11 11 11 11	1111 0000 0001 0010 0011 0100 0101	48 49 50 51 52 53	30 31 32 33 34 35 36 37	0 1 2 3 4 5 6 7	112 113 114 115 116 117	71 72 73 74 75	p q r s
ll lwc1 lwc2 pref	tgeu tlt tltu teq	c.un.f c.eqf c.ueq.f c.olt.f c.ult.f c.ole.f	10 11 11 11 11 11 11 11	1111 0000 0001 0010 0011 0100 0101 0110	48 49 50 51 52 53 54	30 31 32 33 34 35 36	0 1 2 3 4 5 6	112 113 114 115 116 117 118	71 72 73 74 75 76	p q r s t u
ll lwcl lwc2 pref	tgeu tlt tltu teq	c.un.f c.eq.f c.ueq.f c.olt.f c.ult.f c.ole.f c.ule.f	10 11 11 11 11 11 11 11	1111 0000 0001 0010 0011 0100 0101 0110 0111	48 49 50 51 52 53 54 55	30 31 32 33 34 35 36 37	0 1 2 3 4 5 6 7	112 113 114 115 116 117 118 119	71 72 73 74 75 76 77	p q r s t u v w
ll lwc1 lwc2 pref ldc1 ldc2	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef	10 11 11 11 11 11 11 11 11	1111 0000 0001 0010 0011 0100 0101 0111 1000	48 49 50 51 52 53 54 55 56	30 31 32 33 34 35 36 37 38	0 1 2 3 4 5 6 7	112 113 114 115 116 117 118 119	71 72 73 74 75 76 77 78	p q r s t u v
ll lwc1 lwc2 pref ldc1 ldc2	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.sff c.seqf	10 11 11 11 11 11 11 11 11 11	1111 00000 0001 0010 0011 0100 0101 0111 1000 1001	48 49 50 51 52 53 54 55 56 57	30 31 32 33 34 35 36 37 38 39	0 1 2 3 4 5 6 7	112 113 114 115 116 117 118 119 120 121	71 72 73 74 75 76 77 78 79	p q r s t u v w x y
ll lwc1 lwc2 pref ldc1 ldc2 sc swc1	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.oltf c.olef c.ulef c.seff c.sqf c.nglef c.seqf c.nglf	10 11 11 11 11 11 11 11 11 11 11	1111 00000 0001 0010 0011 0100 0101 0111 1000 1001 1010	48 49 50 51 52 53 54 55 56 57 58	30 31 32 33 34 35 36 37 38 39 3a	0 1 2 3 4 5 6 7	112 113 114 115 116 117 118 119 120 121 122	71 72 73 74 75 76 77 78 79 7a	p q r s t u v w
ll lwc1 lwc2 pref ldc1 ldc2 sc swc1	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.ultf c.ulef c.ulef c.seqf c.nglef c.seqf c.nglf c.ltf	10 11 11 11 11 11 11 11 11 11 11	1111 00000 0001 0010 0011 0100 0101 0111 1000 1001 1010	48 49 50 51 52 53 54 55 56 57 58 59	30 31 32 33 34 35 36 37 38 39 3a 3b	0 1 2 3 4 5 6 7 8 9	112 113 114 115 116 117 118 119 120 121 122 123	71 72 73 74 75 76 77 78 79 7a 7b	p q r s t u v w x y z {
ll lwc1 lwc2 pref ldc1 ldc2 sc swc1 swc2	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.oltf c.olef c.ulef c.seff c.sqf c.nglef c.seqf c.nglf	10 11 11 11 11 11 11 11 11 11 11 11	1111 0000 0001 0010 0110 0101 0110 0111 1000 1001 1011 1100	48 49 50 51 52 53 54 55 56 57 58 59	30 31 32 33 34 35 36 37 38 39 3a 3b 3c	0 1 2 3 4 5 6 7 8 9	112 113 114 115 116 117 118 119 120 121 122 123 124	71 72 73 74 75 76 77 78 79 7a 7b	p q r s t u v w

IEEE 754 FLOATING POINT STANDARD

3

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$

r-1)^S × (1 + Fraction) × 2^(Exponent - Bias) where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

 $\begin{array}{c|cccc} Exponent & Fraction & Object \\ \hline 0 & 0 & \pm 0 \\ \hline 0 & \neq 0 & \pm Denorm \\ \hline 1 to MAX - 1 & anything <math>\pm Fl. \ Pt. \ Num. \\ \hline MAX & 0 & \pm \infty \\ \hline MAX & \neq 0 & NaN \\ \end{array}$


IEEE 754 Symbols

S.P. MAX = 255, D.P. MAX = 2047

S		Exponent		Fraction	
31	30	23	22		0
S		Exponent		Fraction	75
63	62		52 51		0

STACK FRAME

MEMORY ALLOCATION



DATA ALIGNMENT

			Doub	ole Word	i		
	Wo	ord			W	ord	
Half Word		Half Word		Half Word		Half Word	
Byte	Byte	Byte	Byte Byte		Byte	Byte	Byte

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B D		Interrupt Mask			Exception Code		
31	15		8	6		2	
		Pending			U	E	I
		Interrupt			М	L	E
	15		8		4	1	0

BD = Branch Delay, UM = User Mode, EL = Exception Level,IE =Interrupt Enable

EXCEPTION CODES

Num ber	Name	Cause of Exception	Num ber	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdE L	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction
_		Address Error Exception			Exception Coprocessor
5	5 AdES	(store)	11	CpU	Unimplemented
6	IBE	IBE Bus Error on		Ov	Arithmetic Overflow
		Instruction Fetch	12		Exception
7_	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10^x for Disk, Communication: 2^x for Memory)

-	LIILI IVE	3 (10 10	JI DISK, C	Ommun	ication	, 2 101	Memo	(y)
		PRE-		PRE-		PRE-		PRE-
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
	$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10-15	femto-
	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10 ⁻⁶	micro-	10-18	atto-
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 ⁻⁹	nano-	10-21	zepto-
	$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$	Yotta-	10-12	pico-	10-24	vocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

BASIC INSTRUCTION FORMATS

R	opco	de	rs	rt	rd	shamt	funct
	31	26 25	21	20 1	6 15 11	10 6	5 0
I	opco	de	rs	rt		immediat	e
	31	26 25	21	20 1	6 15		0
J	opco	de			address		
	31	26 25	,				0

FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 20	5 25	21 20	16 15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	e
	31 20	5 25	21 20	16 15		0

PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equa	al bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

		REGISTERS
0	zero	Always equal to zero
1	at	Assembler temporary; used by the assembler
2-3	v0-v1	Return value from a function call
4-7	a0-a3	First four parameters for a function call
8-15	t0-t7	Temporary variables; need not be preserved
16-23	s0-s7	Function variables; must be preserved
24-25	t8-t9	Two more temporary variables
26-27	k0-k1	Kernel use registers; may change unexpectedly
28	gp	Global pointer
29	sp	Stack pointer
30	fp/s8	Stack frame pointer or subroutine variable
31	ra	Return address of the last subroutine call

⁽²⁾ opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$ = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f$ = d (double)