

# MIPS32® Instruction Set

## Quick Reference

Rd	— DESTINATION REGISTER
Rs, Rt	— SOURCE OPERAND REGISTERS
RA	— RETURN ADDRESS REGISTER (R31)
PC	— PROGRAM COUNTER
Acc	— 64-BIT ACCUMULATOR
Lo, Hi	— ACCUMULATOR LOW (ACC <sub>31:0</sub> ) AND HIGH (ACC <sub>63:32</sub> ) PARTS
±	— SIGNED OPERAND OR SIGN EXTENSION
Ø	— UNSIGNED OPERAND OR ZERO EXTENSION
::	— CONCATENATION OF BIT FIELDS
R2	— MIPS32 RELEASE 2 INSTRUCTION
DOTTED	— ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO “MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET” FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS			
ADD	Rd, Rs, Rt	$Rd = Rs + Rt$	(OVERFLOW TRAP)
ADDI	Rd, Rs, CONST16	$Rd = Rs + CONST16^{\pm}$	(OVERFLOW TRAP)
ADDIU	Rd, Rs, CONST16	$Rd = Rs + CONST16^{\pm}$	
ADDU	Rd, Rs, Rt	$Rd = Rs + Rt$	
CLO	Rd, Rs	$Rd = \text{COUNTLEADINGONES}(Rs)$	
CLZ	Rd, Rs	$Rd = \text{COUNTLEADINGZEROS}(Rs)$	
LA	Rd, LABEL	$Rd = \text{ADDRESS}(\text{LABEL})$	
LI	Rd, IMM32	$Rd = \text{IMM32}$	
LUI	Rd, CONST16	$Rd = \text{CONST16} \ll 16$	
MOVE	Rd, Rs	$Rd = Rs$	
NEGU	Rd, Rs	$Rd = -Rs$	
SEB <sup>R2</sup>	Rd, Rs	$Rd = Rs_{7:0}^{\pm}$	
SEH <sup>R2</sup>	Rd, Rs	$Rd = Rs_{15:0}^{\pm}$	
SUB	Rd, Rs, Rt	$Rd = Rs - Rt$	(OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	$Rd = Rs - Rt$	

SHIFT AND ROTATE OPERATIONS			
ROTR <sup>R2</sup>	Rd, Rs, BITS5	$Rd = Rs_{\text{BITS5}-1:0} :: Rs_{31:\text{BITS5}}$	
ROTRV <sup>R2</sup>	Rd, Rs, Rt	$Rd = Rs_{\text{RT}+0:-1:0} :: Rs_{31:\text{RT}+0}$	
SLL	Rd, Rs, SHIFT5	$Rd = Rs \ll \text{SHIFT5}$	
SLLV	Rd, Rs, Rt	$Rd = Rs \ll Rt_{4:0}$	
SRA	Rd, Rs, SHIFT5	$Rd = Rs^{\pm} \gg \text{SHIFT5}$	
SRAV	Rd, Rs, Rt	$Rd = Rs^{\pm} \gg Rt_{4:0}$	
SRL	Rd, Rs, SHIFT5	$Rd = Rs^{\pm} \gg \text{SHIFT5}$	
SRLV	Rd, Rs, Rt	$Rd = Rs^{\pm} \gg Rt_{4:0}$	

LOGICAL AND BIT-FIELD OPERATIONS			
AND	Rd, Rs, Rt	$Rd = Rs \& Rt$	
ANDI	Rd, Rs, CONST16	$Rd = Rs \& \text{CONST16}^{\pm}$	
EXT <sup>R2</sup>	Rd, Rs, P, S	$Rs = Rs_{P+8:-1:P}^{\pm}$	
INS <sup>R2</sup>	Rd, Rs, P, S	$Rd_{P+8:-1:P} = Rs_{S:-1:0}$	
NOP		No-OP	
NOR	Rd, Rs, Rt	$Rd = \sim(Rs \mid Rt)$	
NOT	Rd, Rs	$Rd = \sim Rs$	
OR	Rd, Rs, Rt	$Rd = Rs \mid Rt$	
ORI	Rd, Rs, CONST16	$Rd = Rs \mid \text{CONST16}^{\pm}$	
WSBH <sup>R2</sup>	Rd, Rs	$Rd = Rs_{23:16} :: Rs_{31:24} :: Rs_{7:0} :: Rs_{15:8}$	
XOR	Rd, Rs, Rt	$Rd = Rs \oplus Rt$	
XORI	Rd, Rs, CONST16	$Rd = Rs \oplus \text{CONST16}^{\pm}$	

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
MOVN	Rd, Rs, Rt	IF $Rt \neq 0$ , $Rd = Rs$	
MOVZ	Rd, Rs, Rt	IF $Rt = 0$ , $Rd = Rs$	
SLT	Rd, Rs, Rt	$Rd = (Rs^{\pm} < Rt^{\pm}) ? 1 : 0$	
SLTI	Rd, Rs, CONST16	$Rd = (Rs^{\pm} < \text{CONST16}^{\pm}) ? 1 : 0$	
SLTIU	Rd, Rs, CONST16	$Rd = (Rs^{\pm} < \text{CONST16}^{\pm}) ? 1 : 0$	
SLTU	Rd, Rs, Rt	$Rd = (Rs^{\pm} < Rt^{\pm}) ? 1 : 0$	

MULTIPLY AND DIVIDE OPERATIONS			
DIV	Rs, Rt	$Lo = Rs^{\pm} / Rt^{\pm}$ ; $Hi = Rs^{\pm} \text{ MOD } Rt^{\pm}$	
DIVU	Rs, Rt	$Lo = Rs^{\pm} / Rt^{\pm}$ ; $Hi = Rs^{\pm} \text{ MOD } Rt^{\pm}$	
MADD	Rs, Rt	$Acc += Rs^{\pm} \times Rt^{\pm}$	
MADDU	Rs, Rt	$Acc += Rs^{\pm} \times Rt^{\pm}$	
MSUB	Rs, Rt	$Acc -= Rs^{\pm} \times Rt^{\pm}$	
MSUBU	Rs, Rt	$Acc -= Rs^{\pm} \times Rt^{\pm}$	
MUL	Rd, Rs, Rt	$Rd = Rs^{\pm} \times Rt^{\pm}$	
MULT	Rs, Rt	$Acc = Rs^{\pm} \times Rt^{\pm}$	
MULTU	Rs, Rt	$Acc = Rs^{\pm} \times Rt^{\pm}$	

ACCUMULATOR ACCESS OPERATIONS			
MFHI	Rd	$Rd = Hi$	
MFLO	Rd	$Rd = Lo$	
MTHI	Rs	$Hi = Rs$	
MTLO	Rs	$Lo = Rs$	

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)			
B	OFF18	$PC += \text{OFF18}^{\pm}$	
BAL	OFF18	$RA = PC + 8$ ; $PC += \text{OFF18}^{\pm}$	
BEQ	Rs, Rt, OFF18	IF $Rs = Rt$ , $PC += \text{OFF18}^{\pm}$	
BEQZ	Rs, OFF18	IF $Rs = 0$ , $PC += \text{OFF18}^{\pm}$	
BGEZ	Rs, OFF18	IF $Rs \geq 0$ , $PC += \text{OFF18}^{\pm}$	
BGEZAL	Rs, OFF18	$RA = PC + 8$ ; IF $Rs \geq 0$ , $PC += \text{OFF18}^{\pm}$	
BGTZ	Rs, OFF18	IF $Rs > 0$ , $PC += \text{OFF18}^{\pm}$	
BLEZ	Rs, OFF18	IF $Rs \leq 0$ , $PC += \text{OFF18}^{\pm}$	
BLTZ	Rs, OFF18	IF $Rs < 0$ , $PC += \text{OFF18}^{\pm}$	
BLTZAL	Rs, OFF18	$RA = PC + 8$ ; IF $Rs < 0$ , $PC += \text{OFF18}^{\pm}$	
BNE	Rs, Rt, OFF18	IF $Rs \neq Rt$ , $PC += \text{OFF18}^{\pm}$	
BNEZ	Rs, OFF18	IF $Rs \neq 0$ , $PC += \text{OFF18}^{\pm}$	
J	ADDR28	$PC = PC_{31:28} :: \text{ADDR28}^{\pm}$	
JAL	ADDR28	$RA = PC + 8$ ; $PC = PC_{31:28} :: \text{ADDR28}^{\pm}$	
JALR	Rd, Rs	$Rd = PC + 8$ ; $PC = Rs$	
JR	Rs	$PC = Rs$	

LOAD AND STORE OPERATIONS			
LB	Rd, OFF16(Rs)	$Rd = \text{MEM8}(Rs + \text{OFF16}^{\pm})^{\pm}$	
LBU	Rd, OFF16(Rs)	$Rd = \text{MEM8}(Rs + \text{OFF16}^{\pm})^{\pm}$	
LH	Rd, OFF16(Rs)	$Rd = \text{MEM16}(Rs + \text{OFF16}^{\pm})^{\pm}$	
LHU	Rd, OFF16(Rs)	$Rd = \text{MEM16}(Rs + \text{OFF16}^{\pm})^{\pm}$	
LW	Rd, OFF16(Rs)	$Rd = \text{MEM32}(Rs + \text{OFF16}^{\pm})$	
LWL	Rd, OFF16(Rs)	$Rd = \text{LOADWORDLEFT}(Rs + \text{OFF16}^{\pm})$	
LWR	Rd, OFF16(Rs)	$Rd = \text{LOADWORDRIGHT}(Rs + \text{OFF16}^{\pm})$	
SB	Rs, OFF16(Rt)	$\text{MEM8}(Rt + \text{OFF16}^{\pm}) = Rs_{7:0}$	
SH	Rs, OFF16(Rt)	$\text{MEM16}(Rt + \text{OFF16}^{\pm}) = Rs_{15:0}$	
SW	Rs, OFF16(Rt)	$\text{MEM32}(Rt + \text{OFF16}^{\pm}) = Rs$	
SWL	Rs, OFF16(Rt)	$\text{STOREWORDLEFT}(Rt + \text{OFF16}^{\pm}, Rs)$	
SWR	Rs, OFF16(Rt)	$\text{STOREWORDRIGHT}(Rt + \text{OFF16}^{\pm}, Rs)$	
ULW	Rd, OFF16(Rs)	$Rd = \text{UNALIGNED\_MEM32}(Rs + \text{OFF16}^{\pm})$	
USW	Rs, OFF16(Rt)	$\text{UNALIGNED\_MEM32}(Rt + \text{OFF16}^{\pm}) = Rs$	

ATOMIC READ-MODIFY-WRITE OPERATIONS			
LL	Rd, OFF16(Rs)	$Rd = \text{MEM32}(Rs + \text{OFF16}^{\pm})$ ; LINK	
SC	Rd, OFF16(Rs)	IF ATOMIC, $\text{MEM32}(Rs + \text{OFF16}^{\pm}) = Rd$ ; $Rd = \text{ATOMIC} ? 1 : 0$	

## OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Decimal	Hexadecimal	ASCII Character	Decimal	Hexadecimal	ASCII Character
(1)	sll	add <sub>f</sub>	00 0000	0	0	NUL	64	40	@
		sub <sub>f</sub>	00 0001	1	1	SOH	65	41	A
j	srl	mul <sub>f</sub>	00 0010	2	2	STX	66	42	B
jal	sra	div <sub>f</sub>	00 0011	3	3	ETX	67	43	C
beq	slv	sqr <sub>f</sub>	00 0100	4	4	EOT	68	44	D
bne		abs <sub>f</sub>	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov <sub>f</sub>	00 0110	6	6	ACK	70	46	F
bgtz	sra	neg <sub>f</sub>	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
slli	movz		00 1010	10	a	LF	74	4a	J
slltu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w <sub>f</sub>	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w <sub>f</sub>	00 1101	13	d	CR	77	4d	M
xori		ceil.w <sub>f</sub>	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w <sub>f</sub>	00 1111	15	f	SI	79	4f	O
(2)	mthi		01 0000	16	10	DLE	80	50	P
	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz <sub>f</sub>	01 0010	18	12	DC2	82	52	R
	mtlo	movn <sub>f</sub>	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
			01 1000	24	18	CAN	88	58	X
	mult		01 1001	25	19	EM	89	59	Y
	multu		01 1010	26	1a	SUB	90	5a	Z
	div		01 1011	27	1b	ESC	91	5b	[
	divu		01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d	]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s <sub>f</sub>	10 0000	32	20	Space	96	60	`
lh	addu	cvt.d <sub>f</sub>	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lw	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w <sub>f</sub>	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001	41	29	)	105	69	i
swl	sll		10 1010	42	2a	*	106	6a	j
sw	slltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
			10 1110	46	2e	.	110	6e	n
			10 1111	47	2f	/	111	6f	o
swr			11 0000	48	30	0	112	70	p
cache			11 0001	49	31	1	113	71	q
l1	tge	c.f <sub>f</sub>	11 0010	50	32	2	114	72	r
lwc1	tgeu	c.un <sub>f</sub>	11 0011	51	33	3	115	73	s
lwc2	tlit	c.eq <sub>f</sub>	11 0100	52	34	4	116	74	t
pref	tltu	c.ueq <sub>f</sub>	11 0101	53	35	5	117	75	u
	teq	c.olt <sub>f</sub>	11 0110	54	36	6	118	76	v
ldc1		c.ult <sub>f</sub>	11 0111	55	37	7	119	77	w
ldc2	tne	c.ole <sub>f</sub>	11 1000	56	38	8	120	78	x
sc		c.s <sub>f</sub>	11 1001	57	39	9	121	79	y
swc1		c.ngle <sub>f</sub>	11 1010	58	3a	:	122	7a	z
swc2		c.seq <sub>f</sub>	11 1011	59	3b	;	123	7b	{
		c.ngl <sub>f</sub>	11 1100	60	3c	<	124	7c	}
sdcl		c.nge <sub>f</sub>	11 1101	61	3d	=	125	7d	
sdcl		c.le <sub>f</sub>	11 1110	62	3e	>	126	7e	~
sdcl		c.ngt <sub>f</sub>	11 1111	63	3f	?	127	7f	DEL


- (1) opcode(31:26) == 0  
 (2) opcode(31:26) == 17<sub>ten</sub> (11<sub>hex</sub>); if fmt(25:21) == 16<sub>ten</sub> (10<sub>hex</sub>) f = s (single);  
 if fmt(25:21) == 17<sub>ten</sub> (11<sub>hex</sub>) f = d (double)

## IEEE 754 FLOATING POINT STANDARD


$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,  
 Double Precision Bias = 1023.


### IEEE Single Precision and Double Precision Formats:




### MEMORY ALLOCATION




### STACK FRAME



### DATA ALIGNMENT



### EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

### EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdE	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

### SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 <sup>3</sup> , 2 <sup>10</sup>	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10 <sup>-3</sup>	milli-	10 <sup>-15</sup>	femto-
10 <sup>6</sup> , 2 <sup>20</sup>	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>-6</sup>	micro-	10 <sup>-18</sup>	atto-
10 <sup>9</sup> , 2 <sup>30</sup>	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10 <sup>-9</sup>	nano-	10 <sup>-21</sup>	zepto-
10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10 <sup>-12</sup>	pico-	10 <sup>-24</sup>	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

## BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		
J	opcode	address				
	31	26 25				

## FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26 25	21 20	16 15	11 10	6 5
FI	opcode	fmt	ft	immediate		
	31	26 25	21 20	16 15		

## PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs]<R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	btle	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

## REGISTERS

0	zero	Always equal to zero
1	at	Assembler temporary; used by the assembler
2-3	v0-v1	Return value from a function call
4-7	a0-a3	First four parameters for a function call
8-15	t0-t7	Temporary variables; need not be preserved
16-23	s0-s7	Function variables; must be preserved
24-25	t8-t9	Two more temporary variables
26-27	k0-k1	Kernel use registers; may change unexpectedly
28	gp	Global pointer
29	sp	Stack pointer
30	fp/s8	Stack frame pointer or subroutine variable
31	ra	Return address of the last subroutine call