


Note:

The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic.
If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO


Dranth 深圳市橙视科技发展有限公司		Document Title K7(RK3576+LPDDR4)	
Page Title Cover Page		PCB NO. K7_V1.1	
Page Size A4	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet	1 of 39

RK3576 Ref Block Diagram(Typical Application Case)

Other IC




Power Tree



Note:
The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic. If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Note:
Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0 VDD_LOGIC_MEM_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V

Company 深圳市橙视科技发展有限公司		Document Title K7(RK3576+LPDDR4)	
Page Title Power Sequence		PCB NO. K7_V1.1	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet 4 of 39	


I2C MAP

RK3576




UART MAP

RK3576



Audio MAP

RK3576



Note:




Unselected IOmux path

IOmux path in use


At the same time, only one path can be selected.

MULTI_PHY Path Map

USBDP PHY--USB3.2 GEN1X1 OTG0/DP1.4




PCIe Combo PHY1-- PCIe1/SATA1/USB3.2 GEN1X1 OTG1




Note:
USB2 PHY1 can only be used when
PCIe1/SATA1 is not in use!!!

USB OTG0/DP Application


CASE0: TYPEC with DP




CASE1: USB2 OTG0 + DP 4Lane (Swap OFF)




CASE2: USB2 OTG0 + DP 4Lane (Swap ON)



CASE3: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap OFF)




CASE4: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap ON)




Note:
DP Lane swap enable
0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TxDP/N
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TxDP/N

USB OTG1 Application

CASE0: USB3.2 GEN1X1 OTG1




CASE1: USB2 OTG1




Note:
USB2 PHY1 can only be used when
PCIe1/SATA1 is not in use!!!


CASE2: Do not support USB



PCIE Combo PHY0--PCIE0/SATA0




CASE0: PCIE x 1Lane




CASE1: SATA




PCIE Combo PHY1--PCIE1/SATA1/USB3.2 GEN1X1 OTG1




CASE0: PCIE x 1Lane



CASE1: SATA




CASE2: USB3.2 GEN1X1 OTG1




Company		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
PCIE Combo PHY		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	7 of 39


RK3576_S (Power)




RK3576_T/U/V (GND)




RK3576 E (PMUIO0/1)




RK3576 R (SARADC)



RK3576 A (DDRPHY)



DDR FILTER



Note:

- (1) Power Sequence: VDD-VDDQ_CKE-VDDQ
(2) Hold power of DDRPHY_CKE_VDDQ during retention times.







```
otel:
```

■ Caps in the red line dotted box
■ should be placed under the U1000 package

Note2:

Resistors in the red line dotted box
should be placed under the U1000 package

LPDDR4 Signal



		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title RK3576-DDR PHY		PCB NO. K7_V1.1	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet 10 of 39	

UFS2.0

PWM-G1/G2/G3/G4

HS-G1/G2/G3

UFS_TX_DOP 1AD6

UFS_TX_DON 1AC6

UFS_TX_D1P 1AD4

UFS_TX_D1N 1AD5

UFS_RX_DOP AK8

UFS_RX_DON AL7

UFS_RX_D1P AK7

UFS_RX_D1N AL6

UFS_TX_REXT 2R2

UFS_TX_REXT R1301 1K 8.2K R0201

UFS_AVDDOVB5 2N2

UFS_AVDDIV8 2P2

C1302 1uF

X5R 6.3V

C0201

C1303 1uF

X5R 6.3V

C0201

C1305 1uF

X5R 6.3V


C0201

C1306 1uF

X5R 6.3V

C0201

BGA698_16R1X17R2X1R08

[illegible]

010000

VCCIO1 Domain
Operating Voltage=1.8V/3.3V

PWM2_CH2_M0	CAN0_RX_M0	SPI0_MOSI_M1	I2C8_SCL_M0	UART7_RX_M2	UART0_RX_M1	--	--	DSM_AUD_LP_M0	FSP11_D0_M0	SDMMC0_D0	GPIO2_A0_d	B24	SDMMC0_D0/CAN0_RX_M0
PWM2_CH3_M0	CAN0_TX_M0	SPI0_MISO_M1	I2C8_SDA_M0	UART7_TX_M2	UART0_TX_M1	--	SAI3_MCLK_M3	DSM_AUD_IN_M0	FSP11_D1_M0	SDMMC0_D1	GPIO2_A1_d	B25	SDMMC0_D1/CAN0_TX_M0
PG01_SCL_M1	CAN1_RX_M0	SPI0_CS_N1_M1	--	UART5_RTS_N_M2	JTAG_TCK_M0	--	SAI3_LRCLK_M3	DSM_AUD_R0_M0	FSP11_D2_M0	SDMMC0_D2	GPIO2_A2_d	A23	SDMMC0_D2/JTAG_TCK_M0
PG01_SDA_M1	CAN1_TX_M0	--	--	UART5_CTS_N_M2	JTAG_TMS_M0	--	SAI3_SDI_M3	DSM_AUD_RN_M0	FSP11_D3_M0	SDMMC0_D3	GPIO2_A3_d	B23	SDMMC0_D3/JTAG_TMS_M0
PWM2_CH4_M0	--	SPI0_CS_N0_M1	I2C5_SDA_M0	--	UART5_RX_M2	--	SAI3_SDO_M3	--	FSP11_CS_N0_M0	SDMMC0_CMD	GPIO2_A4_d	IA21	SDMMC0_CMD/UART5_RX_M2/I2C5_SDA_M0
PG01_SDA_TX_M1	--	SPI0_CLK_M1	I2C5_SCL_M0	--	UART5_TX_M2	TEST_CLK_OUT	SAI3_SCLK_M3	--	FSP11_CLK_M0	SDMMC0_CLK	GPIO2_A5_d	IB21	SDMMC0_CLK/UART5_TX_M2/I2C5_SCL_M0

RK3576
BGA698_16R1X17R2X1R08

VCCIO1_VCC

2A8

VCCIO1

C1309
100nF
X5R
6.3V
C0201

VCCIO_SD_S0

R0201

SDMMC0_D0/CAN0_RX_M0

SDMMC0_D1

SDMMC0_D2/JTAG_TCK_M0

SDMMC0_D3/JTAG_TMS_M0

SDMMC0_CMD/UART5_RX_M2/I2C5_SDA_M0

SDMMC0_CLK/UART5_TX_M2/I2C5_SCL_M0

SDMMC0_D0 [27]

SDMMC0_D1 [27]

SDMMC0_D2 [27]


SDMMC0_D3 [27]

SDMMC0_CMD [27]


SDMMC0_CLK [27]

 深圳市橙视科技发展有限公司		Document Title K7(RK3576+LPDDR4)	
Page Title RK3576-eMMC/UFS/SDK7_V1.1		PCB NO.	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet 11 of 39	


RK3576 L (USB3/DP)



Support:
Type-C With Displayport Alternate Mode




RK3576 M (USB2)




Note!!!

The USB2 PHY1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected




Dorath		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
RK3576-TypeC/USB		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A4	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	12 of 39

RK3576_O (MIPI DCPHY)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Company		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
RK3576-MIPI DSI/CSI		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	13 of 39

RK3576_Q (HDMI/eDP)


Note:
HDMI 2.1 supports up to 4Kx2K@120Hz
U1000Q



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Dorant 深圳市橙视科技发展有限公司		Document Title K7(RK3576+LPDDR4)	
Page Title RK3576-HDMI/eDP		PCB NO. K7_V1.1	
Page Size A4	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024			
Sheet		14	of 39

RK3576_N (PCIe/SATA/USB3)




Note!!!

If the PCIe1 or SATA1 function of Combo PHY1 is selected, the USB3 OTG1 function cannot be used, and even the USB2 PHY1 function cannot be used


Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




Company		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
RK3576-PCIe/SATA		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	15 of 39


RK3576_F (VCCIO2)



RK3576 G (VCCIO3)




RK3576 J (VCCIO6)




 深圳市橙视科技发展有限公司		Document Title K7(RK3576+LPDDR4)	
Part Title RK3576-GPIO VCCIO2 K7_V1.1		PCB NO. K7_V1.1	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet 16 of 39	

RK3576_H (VCCIO4)




RK3576_I (VCCIO5)




Document Title	
K7(RK3576+LPDDR4)	
Page Title	PCB NO.
RK3576-GPIO VCCIO4/5 V1.1	
Page Size	Sch Designer
A3	TIM
Pcb Designer	
TIM	
Project Stage	
DR4	
Date: Monday, December 16, 2024	
Sheet 17 of 39	


12V/3A DCIN



VCC5V0_SYS




VCC5V0_DEVICE




Dorath		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
Power-DC IN		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A4	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	18 of 39

PMIC RK806S-5 BUCK




PMIC RK806S-5 Management

Note:
I2C Mode: CS (pin18) connected to VCCA (pin21);
SPI Mode (Def): CS (pin18) floating or connected to GND












PMIC RK806S-5 LDO




Note:
The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO.


USB3.0_HUB




USB3.0_1



USB3.0 2





USB3.0_3



		Document Title	
深圳市视橙科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title USB30-HUB		PCB NO. K7_V1.1	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet	22 of 39



LPDDR4 / 4X



Note:

Sequence: VDD1-VDD2-VDDQ

	LPDDR4	LPDDR4X
VDD1:	1.70-1.95	1.70-1.95
VDD2:	1.06-1.17	1.06-1.17
VDDQ:	1.06-1.17	0.57-0.65



		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title DRAM-LPDDR4X		PCB NO. K7_V1.1	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet 23 of 39	

eMMC FLASH



[13] eMMC_D0<<>>
[13] eMMC_D1<<>>
[13] eMMC_D2<<>>
[13] eMMC_D3<<>>
[13] eMMC_D4<<>>
[13] eMMC_D5<<>>
[13] eMMC_D6<<>>
[13] eMMC_D7<<>>

[13] eMMC_CMD<<>>

[13] eMMC_CLKOUT<<>>

[13] eMMC_DATA_STROBE<<>>


[13] eMMC_RSTn<<>>






Oranthe		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
Flash-eMMC		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A4	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	24 of 39
2		1	

TF CARD


- [13] SDMMC0_D0
- [13] SDMMC0_D1
- [13] SDMMC0_D2
- [13] SDMMC0_D3
- [13] SDMMC0_CMD
- [13] SDMMC0_CLK
- [11] SDMMC0_DET_I
- [11] SDMMC0_PWREN_H



Note:
SDMMC_PWREN=H VCC3V3_SD(Default)
SDMMC_PWREN=L VCC3V3_SD=0V



Note:
SDMMC_DET_L:
SDCARD PLUG: Pull-down to GND
SDCARD UNPLUG: Pull-up to PMUIO0_VCC1V8.





MicroSD Card

Oranthe		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
Flash-MicroSD Card		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A4	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet 25 of 39	

```

[15] MIPI_DPHY_CSIO_RX_D0N/MIPI_CPHY_CSI_RX_TRIO0_A MCIO-D0N
[15] MIPI_DPHY_CSIO_RX_D0P/MIPI_CPHY_CSI_RX_TRIO0_B MCIO-D0P
[15] MIPI_DPHY_CSIO_RX_D1N/MIPI_CPHY_CSI_RX_TRIO1_A MCIO-D1N
[15] MIPI_DPHY_CSIO_RX_D1P/MIPI_CPHY_CSI_RX_TRIO1_B MCIO-D1P
[15] MIPI_DPHY_CSIO_RX_D2N/MIPI_CPHY_CSI_RX_TRIO2_A MCIO-D2N
[15] MIPI_DPHY_CSIO_RX_D2P/MIPI_CPHY_CSI_RX_TRIO2_B MCIO-D2P
[15] MIPI_DPHY_CSIO_RX_D3N/MIPI_CPHY_CSI_RX_TRIO3_A MCIO-D3N
[15] MIPI_DPHY_CSIO_RX_D3P/MIPI_CPHY_CSI_RX_TRIO3_B MCIO-D3P
[15] MIPI_DPHY_CSIO_RX_CLKP/MIPI_CPHY_CSI_RX_TRIO1_C MCIO-CLKP
[15] MIPI_DPHY_CSIO_RX_CLKN/MIPI_CPHY_CSI_RX_TRIO1_B MCIO-CLKN


```

[illegible]



```


[15] MIPI_DPHY_CSI1_RX_D0M1 MCS11-D0M1
[15] MIPI_DPHY_CSI1_RX_D0M2 MCS11-D0P1
[15] MIPI_DPHY_CSI1_RX_D1M1 MCS11-D1N1
[15] MIPI_DPHY_CSI1_RX_D1M2 MCS11-D1P1
[15] MIPI_DPHY_CSI1_RX_D2M1 MCS11-D2N1
[15] MIPI_DPHY_CSI1_RX_D2M2 MCS11-D2P1
[15] MIPI_DPHY_CSI1_RX_D3M1 MCS11-D3N1
[15] MIPI_DPHY_CSI1_RX_D3M2 MCS11-D3P1
[15] MIPI_DPHY_CSI1_RX_CLK0 MCS11-CL0N
[15] MIPI_DPHY_CSI1_RX_CLK1 MCS11-CL0P

```





```
[15] MIPI_DPHY_CS13_RX_D0N      MCS13-D0N
[15] MIPI_DPHY_CS13_RX_D0P      MCS13-D0P
[15] MIPI_DPHY_CS13_RX_D1N      MCS13-D1N
[15] MIPI_DPHY_CS13_RX_D1P      MCS13-D1P
[15] MIPI_DPHY_CS13_RX_D2N      MCS13-D2N
[15] MIPI_DPHY_CS13_RX_D2P      MCS13-D2P
[15] MIPI_DPHY_CS13_RX_D3N      MCS13-D3N
[15] MIPI_DPHY_CS13_RX_D3P      MCS13-D3P
[15] MIPI_DPHY_CS13_RX_D4N      MCS13-D4N
[15] MIPI_DPHY_CS13_RX_D4P      MCS13-D4P
[15] MIPI_DPHY_CS13_RX_CLKN     MCS13-CLKN
[15] MIPI_DPHY_CS13_RX_CLKP     MCS13-CLKP
```





Note:

Signal	IO Level
I2C_SCL_TP	3.3V
I2C_SDA_TP	3.3V
TP_INT_L	3.3V
TP_RST_L	1080P:3.3V 720P:1.8V
LCD_BL_PWM	3.3V
LCD_PWREN_H	1.8V/3.3V
LCD_RST_L	1.8V
MIPI_TE	1.8V
SARADC_VIN7_LCD_ID	1.8V



Qianth		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
VO-LCM MIPI DPHY TXK7_V1.1			
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet 27 of 39	

HDMI 2.1 Support video output up to 4Kx2K@120Hz

Note:

Close to HDMI Connector


HDMI_TX_D0P	C5600	1	2	220nF	C0201	X5R	10V
HDMI_TX_D0N	C5601	1	2	220nF	C0201	X5R	10V
HDMI_TX_D1P	C5602	1	2	220nF	C0201	X5R	10V
HDMI_TX_D1N	C5603	1	2	220nF	C0201	X5R	10V
HDMI_TX_D2P	C5604	1	2	220nF	C0201	X5R	10V
HDMI_TX_D2N	C5605	1	2	220nF	C0201	X5R	10V
HDMI_TX_D3P	C5606	1	2	220nF	C0201	X5R	10V
HDMI_TX_D3N	C5607	1	2	220nF	C0201	X5R	10V

Diff 100 Ohm ± 10%

HDMI_TX0P
HDMI_TX0N
HDMI_TX1P
HDMI_TX1N
HDMI_TX2P
HDMI_TX2N
HDMI_TX3P
HDMI_TX3N

Note:

Close to HDMI Connector



Rds=1.7ohm/2.6V
Coss=7.33pf

Note:


The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

Note:


The controller only support AC coupled link. In order to backward compatibility, or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.

Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.


HDMI TX DDC




HDMI TX ARC




HDMI TX HPD



HDMI TX CEC



Cj<=0.2pF



Company		Document Title	
深圳市煜视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
VO-HDMI TX		K7 V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet 28 of 39	



RGMII1_M0

[19] GMAC1_TXD0_M0
[19] GMAC1_TXD1_M0
[19] GMAC1_TXD2_M0
[19] GMAC1_TXD3_M0
[19] GMAC1_TXCTL_M0
[19] GMAC1_TXCLK_M0
[19] GMAC1_RXD0_M0
[19] GMAC1_RXD1_M0
[19] GMAC1_RXD2_M0
[19] GMAC1_RXD3_M0
[19] GMAC1_RXCTL_M0
[19] GMAC1_RXCLK_M0

[19] GMAC1_MCLKINOUT_M0
[19] GMAC1_MDC_M0
[19] GMAC1_MDIO_M0
[19] GMAC1_RSTn
GMAC1_INT/PMEB

RK SOC clock
mode recommended


RK3576 model,mode2



VCCIO_PHY0=3.3V	NC	22R
VCCIO_PHY0=1.8V	120R	100R

Default

Giga PHY clock mode selected			
Clock mode	Option1	Option2	Option3
model	No	Yes	No
mode2	Yes	No	No
mode3	Yes	No	Yes



RGMII Power Source	CFG EXT	CFG LDO[1:0]	PHY1 LED2
External 3.3V (default)	1'b1	2'b00	String 510R to GND
External 1.8V	1'b1	2'b10	String 510R to VCC3V3 PHY
Internal 1.8V	1'b0	2'b10	String 510R to VCC3V3 PHY

VCC_PHY0_IO Voltage Config



Pull-up to disable PLL @ ALDPS mode(Low power mode)



Pull-up for additional 2ns delay to RXC for data latching




Pull-up for additional 2ns delay to TXC for data latching







PHY Address Config

PHY Address	PHYAD[2:0]
1 (default)	3'b001





Close to PIN30

PHYRSTB is 3.3V IO




Document Title	
K7(RK3576+LPDDR4)	
Page Title	
Ethernet-GEPHY RGMII7 V1.1	
Page Size	Sch Designer
A3	TIM
Pcb Designer	Project Stage
TIM	DR4
Date: Monday, December 16, 2024	
Sheet 31 of 39	

CODEC




The chip can adopt 1.8V power supply to reduce power consumption

Headphone Jack (4-pole with DET & MIC)




MIC



Shenzhen 深圳市橙视科技发展有限公司		Document Title K7(RK3576+LPDDR4)	
Page Title Audio-CODEC(ES8388) K7_V1.1		PCB NO.	
Page Size A3	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet 32 of 41	

Speaker Output


[37] AUD_LINEOUT_L
[37] AUD_LINEOUT_R
[19] SPK_CTL_H




Qianxin		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
Audio-SPK		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	33 of 39

[11] SARADC_VIN1_KEY/RECOVERY
[11,21] RESET_L
[21] PWRON_L
[11] SARADC_VIN0_BOOT


RECOVERY




MASKROM Key




RESET






PWRON



Oranth		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
Key-PowerON/Reset		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A4	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	34 of 39



FAN



Oranth		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
LED-IR-FAN		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A4	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	35 of 39

```
UART0_RX_M0_DEBUG [11]
UART0_TX_M0_DEBUG [11]
```

```
GPIO1_D2_d >> I3S0_SCL_M1 [18]
GPIO1_D3_d << I3S0_SDA_M1 [18]
```

Diagram showing the connection of I2C7 signals to the I2C7 module. The signals I2C7_SCL_M1 and I2C7_SDA_M1 are connected to the I2C7_SCL_M1 [19] and I2C7_SDA_M1 [19] pins of the I2C7 module.

```
GPIO1_D0_d  >>> UART10_TX_M1[18]
GPIO1_D1_d  >>> UART10_RX_M1 [18]
```

```
SARADC_VIN4 >> SARADC_VIN4 [11]
SARADC_VIN5 >> SARADC_VIN5 [11]
SARADC_VIN6 >> SARADC_VIN6 [11]
```

GPIO4_A4_d GPIO4_A4_d [18] **1v8**
GPIO4_A6_d GPIO4_A6_d [18] **1v8**

GPIO4_B0_d	PDM1_CLK1_M1		PDM1_CLK1_M1 [18]	1v8
GPIO4_B1_d	PDM1_SDI2_M1		PDM1_SDI2_M1 [18]	1v8
GPIO4_B2_d	PDM1_SDI1_M1		PDM1_SDI1_M1 [18]	1v8
			PDM1_SDI1_M1 [18]	1v8

GPIO3_B0_d // GPIO3_B0_d [19] 1v8

GPIO3_D4_d GPIO3_D4_d [19] 1v8
GPIO3_D5_d GPIO3_D5_d [19] 1v8


GPIO2_D7_d >> GPIO2_D7_d [19] 3V3
GPIO2_D6_d >> GPIO2_D6_d [19] 3V3

```
GPIO3_C5_d >> MIPI_DPHY_CSI2_PDN_H [19]
GPIO3_C6_d >> MIPI_DPHY_CSI0_PWREN_H [19]
```

```
GPIO4_C6_d      >>> IRC_AIN [19]
GPIO4_C7_d      >>> IRC_BIN [19]
```

GPIO0_C3_d >> GPIO0_C3_d [11] 3V3

GPIO0_A5_d [11] 1v8




Oranther		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title GPIO/Debug		PCB NO. K7_V1.1	
Page Size A4	Sch Designer TIM	Pcb Designer TIM	Project Stage DR4
Date: Monday, December 16, 2024		Sheet 36 of 39	

4G_USB3.0


- [11] PCIE_PWREN_H << PCIE_PWREN_H
- [43] DM4 << <<
- [43] DP4 << <<
- [39,43] TXN_DS4 << <<
- [39,43] TXP_DS4 << <<
- [39,43] RXN_DS4 << <<
- [39,43] RXP_DS4 << <<

4G




Dorwin		Document Title	
深圳市橙视科技发展有限公司		K7(RK3576+LPDDR4)	
Page Title		PCB NO.	
4G-USB30		K7_V1.1	
Page Size	Sch Designer	Pcb Designer	Project Stage
A3	TIM	TIM	DR4
Date: Monday, December 16, 2024		Sheet	37 of 39

M.2 PCIe2.0 x 1Lanes




M2 POWER



[11] SARADC_VIN2_HW_ID<<<

HW_ID



Config Table for SARADC_VIN2_HW_ID				
Item	Rup	Rdown	ADC Value	VERSION
HW_ID1	NC	10K	0	RK3576 EVB1 V12
HW_ID2	10K	1.13K	416	RESERVE
HW_ID3	10K	2.49K	816	RESERVE
HW_ID4	10K	4.3K	1231	RESERVE
HW_ID5	10K	6.8K	1658	RESERVE
HW_ID6	10K	10K	2048	RESERVE
HW_ID7	10K	14.7K	2437	RESERVE
HW_ID8	10K	23.2K	2862	RESERVE
HW_ID9	10K	40.2K	3279	RESERVE
HW_ID10	10K	88.7K	3680	RESERVE
HW_ID11	10K	NC	4095	RESERVE

SARADC PIN