

Commonly Used Boolean Algebra Properties

Property	Name	Description
$A(B+C) = AB+AC$ $A+(BC) = (A+B)(A+C)$	Distributive (AND) Distributive (OR)	(AND) Same as multiplication in regular algebra (OR) Not at all like regular algebra
$AB=BA$ $A+B=B+A$	Commutative	Variable order does not matter. Good practice is to sort variables alphabetically
$(AB)C=A(BC)$ $(A+B)+C = A+(B+C)$	Associative	Same as regular algebra
$AA' = 0$ $A+A' = 1$	Complement (AND) Complement (OR)	(AND) Clearly one of A, A' must be 0. $1 \cdot 0 = 0 \cdot 1 = 0$ (OR) Clearly one of A, A' must be 1. $1+0 = 0+1 = 1$
$A \cdot 1 = A$ $A+0 = A$	Identity (AND) Identity (OR)	(AND) Result of $A \cdot 1$ is always A's value $0 \cdot 1 = 0$ $1 \cdot 1 = 1$ (OR) Result of $A+0$ is always A's value $0+0 = 0$ $1+0 = 1$
$A \cdot 0 = 0$ $A+1 = 1$	Null elements	Result doesn't depend on the value of A
$A \cdot A = A$ $A+A = A$	Idempotent	Duplicate values can be removed
$(A')' = A$	Involution	$(0')' = (1)' = 0$ $(1')' = (0)' = 1$
$A(A+B) = A$ $A+(AB) = A$	Covering	In either case, the value of B is irrelevant
$(AB)+(AB') = A$ $(A+B)(A+B') = A$	Combining	This is an application of the complement and identity properties listed above
$AB+B'C = AC$ $(A+B)(B'+C) = (A+C)$	Consensus	The conjunction of all unique terms
$(AB)' = A' + B'$	DeMorgan's Law (for AND)	Each literal complemented ANDs become ORs
$(A+B)' = A'B'$	DeMorgan's Law (for OR)	Each literal complemented, ORs become ANDs
$A+A'B = A+B$	Redundancy	$A+A'B = (A+A')(A+B)$

VHDL Cheat-Sheet

©Copyright: 2005 Bryan Mealy

Concurrent Statements		Sequential Statements
Concurrent Signal Assignment	↔	Signal Assignment
<code>target <= expression;</code>		<code>target <= expression;</code>
<code>A <= B AND C;</code> <code>DAT <= (D AND E) OR (F AND G);</code>		<code>A <= B AND C;</code> <code>DAT <= (D AND E) OR (F AND G);</code>
Conditional Signal Assignment	↔	<i>if</i> statements
<code>target <= expressn when condition else</code> <code> expressn when condition else</code> <code> expressn;</code>		<code>if (condition) then</code> { sequence of statements } <code>elsif (condition) then</code> { sequence of statements } <code>else --(the else is optional)</code> { sequence of statements } <code>end if;</code>
<code>F3 <= '1' when (L='0' AND M='0') else</code> <code> '1' when (L='1' AND M='1') else</code> <code> '0';</code>		<code>if (SEL = "111") then F_CTRL <= D(7);</code> <code>elsif (SEL = "110") then F_CTRL <= D(6);</code> <code>elsif (SEL = "101") then F_CTRL <= D(1);</code> <code>elsif (SEL = "000") then F_CTRL <= D(0);</code> <code>else F_CTRL <= '0';</code> <code>end if;</code>
Selective Signal Assignment	↔	<i>case</i> statements
<code>with chooser_expression select</code> <code>target <= expression when choices,</code> <code> expression when choices;</code>		<code>case expression is</code> <code>when choices =></code> {sequential statements} <code>when choices =></code> {sequential statements} <code>when others =></code> {sequential statements} <code>end case;</code>
<code>with SEL select</code> <code>MX_OUT <= D3 when "11",</code> <code>D2 when "10",</code> <code>D1 when "01",</code> <code>D0 when "00",</code> <code>'0' when others;</code>		<code>case ABC is</code> <code>when "100" => F_OUT <= '1';</code> <code>when "011" => F_OUT <= '1';</code> <code>when "111" => F_OUT <= '1';</code> <code>when others => F_OUT <= '0';</code> <code>end case;</code>
Process		
<code>label: process(sensitivity_list)</code> <code>begin</code> {sequential_statements} <code>end process label;</code>		
<code>procl: process(A,B,C)</code> <code>begin</code> <code>if (A = '1' and B = '0') then</code> <code>F_OUT <= '1';</code> <code>elsif (B = '1' and C = '1') then</code> <code>F_OUT <= '1';</code> <code>else</code> <code>F_OUT <= '0';</code> <code>end if;</code> <code>end process procl;</code>		