Commonly Used Boolean Algebra Properties

Property	Name	Description	
A(B+C) = AB+AC	Distributive (AND)	(AND) Same as multiplication in regular algebra	
A+(BC)=(A+B)(A+C)	Distributive (OR)	(OR) Not at all like regular algebra	
AB=BA	Commutative	Variable order does not matter. Good practice is to	
A+B=B+A		sort variables alphabetically	
(AB)C=A(BC)	Associative	Same as regular algebra	
(A+B)+C=A+(B+C)			
AA' = 0	Complement (AND)	(AND) Clearly one of A, A' must be 0. $1.0 = 0.1=0$	
A+A' = 1	Complement (OR)	(OR) Clearly one of A,A' must be 1. 1+0 = 0+1 =1	
A·1=A	Identity (AND)	(AND) Result of A·1 is always A's value 0·1=0 1·1=1	
A+0=A	Identity (OR)	(OR) Result of A+0 is always A's value 0 +0= 0 1 +0= 1	
A·0=0	Null elements	Result doesn't depend on the value of A	
A+1=1			
A·A=A	Idempotent	Duplicate values can be removed	
A+A=A			
(A')' = A	Involution	(0')'=(1)'=0	
		(1')'=(0)'=1	
A(A+B) = A	Covering	In either case, the value of B is irrelevent	
A+(AB) = A			
(AB)+(AB')=A	Combining	This is an application of the complement and identity	
(A+B)(A+B')= A		properties listed above	
AB+B'C= AC	Consensus	The conjunction of all unique terms	
(A+B)(B'+C)=(A+C)			
(AB)'=A'+B'	DeMorgan's Law	Each literal complemented ANDs become ORs	
	(for AND)		
(A+B)' = A'B'	DeMorgan's Law	Each literal complemented, ORs become ANDs	
	(for OR)		
A+A'B=A+B	Redundancy	A+A'B=(A+A')(A+B)	

VHDL Cheat-Sheet

©Copyright: 2005 Bryan Mealy

Concurrent Statements		Sequential Statements
Concurrent Signal Assignment		Signal Assignment
target <= expression;		target <= expression;
A <= B AND C; DAT <= (D AND E) OR (F AND G);		A <= B AND C; DAT <= (D AND E) OR (F AND G);
Conditional Signal Assignment		if statements
target <= expressn when condition else expressn when condition else expressn;		<pre>if (condition) then { sequence of statements } elsif (condition) then { sequence of statements } else(the else is optional) { sequence of statements } end if;</pre>
F3 <= '1' when (L='0' AND M='0') else '1' when (L='1' AND M='1') else '0';		<pre>if (SEL = "111") then F_CTRL <= D(7); elsif (SEL = "110") then F_CTRL <= D(6); elsif (SEL = "101") then F_CTRL <= D(1); elsif (SEL = "000") then F_CTRL <= D(0); else F_CTRL <= '0'; end if;</pre>
Selective Signal Assignment		case statements
<pre>with chooser_expression select target <= expression when choices,</pre>		<pre>case expression is when choices => {sequential statements} when choices => {sequential statements} when others => {sequential statements} end case;</pre>
<pre>with SEL select MX_OUT <= D3</pre>		<pre>case ABC is when "100" => F_OUT <= '1'; when "011" => F_OUT <= '1'; when "111" => F_OUT <= '1'; when others => F_OUT <= '0'; end case;</pre>
Process		
<pre>label: process(sensitivity_list) begin {sequential_statements} end process label;</pre>		
<pre>proc1: process(A,B,C) begin if (A = `1' and B = `0') then F_OUT <= `1'; elsif (B = `1' and C = `1') then F_OUT <= `1'; else F_OUT <= `0'; end if; end process procl;</pre>		