# DIGITAL DESIGN

# Principles and Practices

Fourth Edition

# John F. Wakerly

Cisco Systems, Inc. Stanford University





VHDL

# **5.3 The VHDL Hardware Description Language**

In the mid-1980s, the U.S. Department of Defense (DoD) and the IEEE sponsored the development of a highly capable hardware-description language called *VHDL*. The language started out with and still has the following features:

- Designs may be decomposed hierarchically.
- Each design element has both a well-defined interface (for connecting it to other elements) and a precise functional specification (for simulating it).
- Functional specifications can use either a behavioral algorithm or an actual hardware structure to define an element's operation. For example, an element can be defined initially by an algorithm, to allow design verification of higher-level elements that use it; later, the algorithmic definition can be replaced by a preferred hardware structure.
- Concurrency, timing, and clocking can all be modeled. VHDL handles asynchronous as well as synchronous sequential-circuit structures.
- The logical operation and timing behavior of a design can be simulated.

Thus, VHDL started out as a documentation and modeling language, allowing the behavior of digital-system designs to be precisely specified and simulated.

While the VHDL language and simulation environment were important innovations by themselves, VHDL's utility and popularity took a quantum leap with the commercial development of *VHDL synthesis tools*. These programs can create logic-circuit structures directly from VHDL behavioral descriptions. Using VHDL, you can design, simulate, and synthesize anything from a simple combinational circuit to a complete microprocessor system on a chip.

VHDL was standardized by the IEEE in 1987 (VHDL-1987) and extended in 1993 (VHDL-1993) and again in 2002 (VHDL-2002). In this book we'll use a subset of language features that are legal in all versions. We'll show additional features for sequential logic design in Section 7.12.

# 5.3.1 Program Structure

VHDL was designed with principles of structured programming in mind, borrowing ideas from the Pascal and Ada software programming languages. A key idea is to define the interface of a hardware module while hiding its internal details. Thus, a VHDL *entity* is simply a declaration of a module's inputs and

VHDL synthesis tools

VHDL-1987 VHDL-1993 VHDL-2002

entity

# THE MEANING OF VHDL

"VHDL" stands for "VHSIC Hardware Description Language." VHSIC, in turn, stands for "Very High Speed Integrated Circuit," which was a U.S. Department of Defense program to encourage research on high-performance IC technology (using Very Healthy Sums of Instant Cash!).


outputs, while a VHDL architecture is a detailed description of the module's architecture internal behavior or structure.

Figure 5-2(a) illustrates the concept. Many designers like to think of a VHDL entity declaration as a "wrapper" for the architecture, hiding the details of what's inside while providing the "hooks" for other modules to use it. This forms the basis for hierarchical system design—the architecture of a top-level entity may use, or instantiate, other entities, while hiding the architectural details of lower-level entities from the higher-level ones. As shown in (b), a higher-level architecture may use a lower-level entity multiple times, and multiple top-level architectures may use the same lower-level one. In the figure, architectures B, E, and F stand alone; they do not use any other entities.

instantiate


In the text file of a VHDL program, the entity declaration and architecture definition are separated, as shown in Figure 5-3 on the next page. For example, Table 5-13 is a very simple VHDL program for a 2-input "inhibit" gate. In large projects, entities and architectures are sometimes defined in separate files, which the compiler matches up according to their declared names.


entity declaration architecture definition



#### GO CONFIGURE!

VHDL actually allows you to define multiple architectures for a single entity, and it provides a configuration management facility that allows you to specify which one to use during a particular compilation or synthesis run. This lets you try out a different architectural approach without throwing away or hiding your other efforts. However, we won't use or further discuss this facility in this text.





comments reserved words keywords

identifiers

Like other high-level programming languages, VHDL generally ignores spaces and line breaks, and these may be provided as desired for readability. *Comments* begin with two hyphens (--) and end at the end of a line.

VHDL defines many special character strings, called *reserved words* or *keywords*. Our example includes several—entity, port, is, in, out, end, architecture, begin, when, else, and not. We use color for keywords in VHDL programs in this book.

User-defined *identifiers* begin with a letter and contain letters, digits, and underscores. (An underscore may not follow another underscore or be the last character in an identifier.) Identifiers in the example are Inhibit, X, Y, BIT, Z, and Inhibit\_arch. "BIT" is a built-in identifier for a predefined type; it's not considered a reserved word because it can be redefined. VHDL's reserved words and identifiers are not case sensitive, unlike ABEL's and Verilog's.

Table 5-13 VHDL program for an "inhibit" gate.

```
entity Inhibit is -- also known as 'BUT-NOT'
  port (X,Y: in BIT; -- as in 'X but not Y'
        Z: out BIT); -- (see [Klir, 1972])
end Inhibit;

architecture Inhibit_arch of Inhibit is
begin
  Z <= '1' when X='1' and Y='0' else '0';
end Inhibit_arch;</pre>
```

entity entity-name is port (signal-names : mode signal-type;

signal-names: mode signal-type;

**Table 5-14** Syntax of a VHDL entity declaration.

signal-names: mode signal-type); end entity-name:

A basic entity declaration has the syntax shown in Table 5-14. Besides naming the entity, the purpose of the entity declaration is to define its external interface signals or *ports* in its *port declaration* part. In addition to the keywords entity, is, port, and end, an entity declaration has the following elements:

port port declaration

entity-name A user-selected identifier to name the entity.

signal-names A comma-separated list of one or more user-selected identifiers to name external-interface signals.

mode One of four reserved words, specifying the signal direction:

in The signal is an input to the entity.

out The signal is an output of the entity. Note that the value of such a signal cannot be "read" inside the entity's architecture, only by other entities that use it.

buffer The signal is an output of the entity, and its value can also be read inside the entity's architecture.

inout The signal can be used as an input or an output of the entity. This mode is typically used for three-state input/ output pins on PLDs.

signal-type A built-in or user-defined signal type. We'll have a lot to say about types in the next subsection.

Note that there is no semicolon after the final signal-type; swapping the closing parenthesis with the semicolon after it is a common syntax error for beginning VHDL programmers.

An entity's ports and their modes and types are all that is seen by other modules that use the entity. The entity's internal operation is specified in its architecture definition, whose general syntax is shown in Table 5-15 on the next page. The entity-name in this definition must be the same as the one given previously in the entity declaration. The architecture-name is a user-selected identifier, usually related to the entity name; it can be the same as the entity name if desired.

An architecture's external interface signals (ports) are inherited from the port-declaration part of its corresponding entity declaration. An architecture may also include signals and other declarations that are local to that architecture,

architecture definition

Table 5-15
Syntax of a VHDL
architecture definition.

architecture architecture-name of entity-name is
type declarations
signal declarations
constant declarations
function definitions
procedure definitions
component declarations
begin
concurrent-statement
concurrent-statement
end architecture-name;

signal declaration

similar to other high-level languages. Declarations common to multiple entities can be made in a separate "package" used by all entities, as discussed later.

The declarations in Table 5-15 can appear in any order. In due course we'll discuss many different kinds of declarations and statements that can appear in the architecture definition, but the easiest to start with is the *signal declaration*. It gives the same information about a signal as in a port declaration, except that no mode is specified:

signal signal-names : signal-type;

Zero or more signals can be defined within an architecture, and they roughly correspond to named wires in a logic diagram. They can be read or written within the architecture definition and, like other local objects, can be referenced only within the encompassing architecture definition.

VHDL *variables* are similar to signals, except that they usually don't have physical significance in a circuit. In fact, notice that Table 5-15 has no provision for "variable declarations" in an architecture definition. Rather, variables are used in VHDL functions, procedures, and processes, each of which we'll discuss later. Within these program elements, the syntax of a *variable declaration* is just like that of a signal declaration, except that the variable keyword is used:

variable variable-names : variable-type;

# 5.3.2 Types, Constants, and Arrays

Every signal, variable, and constant in a VHDL program must have an associated "type." The *type* specifies the set or range of values that the object can take on, and there is also typically a set of operators (such as add, AND, and so on) associated with a given type.

VHDL has just a few *predefined types*, listed in Table 5-16. In the rest of this book, the only predefined types that we'll use are integer, character, and boolean. You would think that types with names "bit" and "bit\_vector" would be essential in digital design, but in VHDL it turns out that user-defined versions of these types are more useful, as discussed shortly.

variable

variable declaration

type

predefined types

bit	character	severity_level
bit_vector	integer	string
boolean	real	time

integer Operators		boolean Operators	
+	addition	and	AND
-	subtraction	or	OR
*	multiplication	nand	NAND
/	division	nor	NOR
mod	modulo division	xor	Exclusive OR
rem	modulo remainder	xnor	Exclusive NOR
abs	absolute value	not	complementation
**	exponentiation		

**Table 5-16** VHDL predefined types.

Table 5-17
Predefined operators for VHDL's integer and boolean types.

Type *integer* is defined as the range of integers including at least the range -2,147,483,647 through +2,147,483,647 ( $-2^{31}+1$  through  $+2^{31}-1$ ): VHDL implementations may extend this range. Type *boolean* has two values, *true* and *false*. The *character* type contains all of the characters in the ISO 8-bit character set; the first 128 are the ASCII characters. Built-in operators for the integer and boolean types are listed in Table 5-17.

boolean true. false

character

integer

The most commonly used types in typical VHDL programs are *user-defined types*, and the most common of these are *enumerated types*, which are defined by listing their values. Predefined types boolean and character are enumerated types. A type declaration for an enumerated type has the format shown in the first line of Table 5-18. Here, *value-list* is a comma-separated list (enumeration) of all possible values of the type. The values may be user-defined identifiers or characters (where a "character" is any ISO character enclosed in single quotes). The first style is used most often to define cases or states for a state machine, for example,

user-defined type enumerated type

```
type traffic_light_state is (reset, stop, wait, go);
```

The second style is used in the very important, standard, user-defined logic type  $std\_logic$ , shown in Table 5-19 on the next page and part of the IEEE 1164 standard package, discussed in Section 5.3.4. This type includes not only '0' and '1', but seven other values that have been found useful in simulating logic signals (bits) in real logic circuits, as explained in detail in Section 6.6.4.

std\_logic

```
type type-name is (value-list);
subtype subtype-name is type-name start to end;
subtype subtype-name is type-name start downto end;
constant constant-name: type-name := value;
```

**Table 5-18**Syntax of VHDL type and constant declarations.

# WHAT A CHARACTER!

You may be wondering why the values in the std\_logic type are defined as characters rather than one-letter identifiers. Certainly "U", "X", and so on would be easier to type than "'U'", "'X'", and so on. Well, that would require a one-letter identifier other than "-" to be used for don't-care, but that's no big deal. The main reason for using characters is that "0" and "1" could not be used, because they're already recognized as integer constants. This goes back to VHDL's strong typing; it was not deemed advisable to let the compiler perform an automatic type conversion depending on the context.

#### **Table 5-19**

Definition of VHDL std\_logic type (see Section 6.6.4 for discussion of "resolved").

```
type STD ULOGIC is (
                    'U',
                           -- Uninitialized
                     ١Х١.
                           -- Forcing Unknown
                     101.
                          -- Forcing 0
                     '1', -- Forcing 1
                     'Z'.
                          -- High Impedance
                                       Unknown
                          -- Weak
                     'L'.
                           -- Weak
                     'H'.
                           -- Weak
                           -- Don't care
                    ):
subtype STD_LOGIC is resolved STD_ULOGIC;
```

subtypes

VHDL also allows users to create *subtypes* of a type, using the syntax shown in Table 5-18. The values in the subtype must be a contiguous range of values of the base type, from *start* to *end*. For an enumerated type, "contiguous" refers to positions in the original, defining *value-list*. Some examples of subtype definitions are shown below:

```
subtype twoval_logic is std_logic range '0' to '1';
subtype fourval_logic is std_logic range 'X' to 'Z';
subtype negint is integer range -2147483647 to -1;
subtype bitnum is integer range 31 downto 0;
```

#### STRONG TYPING

Unlike C, VHDL is a strongly typed language. This means that the compiler does not allow you to assign a value to a signal or variable unless the type of the value precisely matches the declared type of the signal or variable.

Strong typing is both a blessing and a curse. It makes your programs more reliable and easier to debug, because it makes it difficult for you to make "dumb errors" where you assign a value of the wrong type or size. On the other hand, it can be exasperating at times. Even simple operations, such as reinterpreting a 2-bit signal as an integer (for example, to select one of four outcomes in a "case" statement), may require you to call a type-conversion function explicitly.

# UNNATURAL ACTS

Although VHDL defines the subtype "natural" as being nonnegative integers starting with 0, most mathematicians consider and define the natural numbers to begin with 1. After all, in early history people began counting with 1, and the concept of "0" arrived much later. Still, there is some discussion and perhaps controversy on the subject, especially as the computer age has led more of us to think with 0 as a starting number. For the latest thinking on this fascinating subject, search the Web for "natural numbers."

Notice that the order of a range may be specified in ascending or descending order, depending on whether to or downto is used. There are certain attributes of subtypes for which this distinction is significant, but we don't use them in this book and we won't discuss this further.

to downto

VHDL has two predefined integer subtypes, defined below:

```
subtype natural is integer range 0 to highest-integer; subtype positive is integer range 1 to highest-integer;
```

Constants contribute to the readability, maintainability, and portability of programs in any language. The syntax of a constant declaration in VHDL is shown in the last line of Table 5-18; examples are shown below:

constants constant declaration

Notice that the value of a constant can be a simple expression. Constants can be used anywhere the corresponding value can be used, and they can be put to especially good use in type definitions, as we'll soon show.

Another very important category of user-defined types are *array types*. Like other languages, VHDL defines an *array* as an ordered set of elements of the same type, where each element is selected by an *array index*. Table 5-20 shows several versions of the syntax for declaring an array in VHDL. In the first two versions, *start* and *end* are integers that define the possible range of the array index and hence the total number of array elements. In the last three versions, all or a subset of the values of an existing type (*range-type*) are the range of the array index.

array types array array index

```
type type-name is array (start to end) of element-type;

type type-name is array (start downto end) of element-type;

type type-name is array (range-type) of element-type;

type type-name is array (range-type range start to end) of element-type;
```

type type-name is array (range-type range start downto end) of element-type;

Table 5-20
Syntax of VHDL
array declarations.

# **Table 5-21**Examples of VHDL array declarations.

```
type monthly_count is array (1 to 12) of integer;
type byte is array (7 downto 0) of STD_LOGIC;

constant WORD_LEN: integer := 32;
type word is array (WORD_LEN-1 downto 0) of STD_LOGIC;

constant NUM_REGS: integer := 8;
type reg_file is array (1 to NUM_REGS) of word;

type statecount is array (traffic_light_state) of integer;
```

Examples of array declarations are given in Table 5-21. The first pair of examples are very ordinary and show both ascending and descending ranges. The next example shows how a constant, WORD\_LEN, can be used with an array declaration, showing also that a range value can be a simple expression. The third example shows that an array element may itself be an array, thus creating a two-dimensional array. The last example shows that an enumerated type (or a subtype) may be specified as the array element range; the array in this example has four elements, based on our previous definition of traffic\_light\_state.

Array elements are considered to be ordered from left to right, in the same direction as index range. Thus, the leftmost elements of arrays of types monthly\_count, byte, word, reg\_file, and statecount have indices 1, 7, 31, 1, and reset, respectively.

Within VHDL program statements, individual array elements are accessed using the array name and the element's index in parentheses. For example, if M, B, W, R, and S are signals or variables of the five array types defined in Table 5-21, then M(11), B(5), W(WORD\_LEN-5), R(1,0), R(0), and S(reset) are all valid elements.

Array literals can be specified by listing the element values in parentheses. For example, the byte variable B could be set to all ones by the statement

VHDL also has a shorthand notation that allows you to specify values by index. For example, to set word variable W to all ones except for zeroes in the LSB of each byte, you can write

```
W := (0 \Rightarrow 0', 8 \Rightarrow 0', 16 \Rightarrow 0', 24 \Rightarrow 0', others \Rightarrow 1');
```

The methods just described work for arrays with any *element-type*, but the easiest way to write a literal of a STD\_LOGIC array type is to use a "string." A VHDL *string* is a sequence of ISO characters enclosed in double quotes, such as "Hi there". A string is just an array of characters; as a result, a STD\_LOGIC array of a given length can be assigned the value of a string of the same length, as long as the characters in the string are taken from the set of nine characters

array literal

others

string

defined as the possible values of the STD\_LOGIC elements—'0', '1', 'U', and so on. Thus, the previous two examples can be rewritten as follows:

```
B := "11111111";
W := "111111110111111110111111110";
```

It is also possible to refer to a contiguous subset or *slice* of an array by specifying the starting and ending indices of the subset, for example, M(6 to 9), B(3 downto 0), W(15 downto 8), R(1,7 downto 0), R(1 to 2), S(stop to go). Notice that the slice's direction must be the same as the original array's.

Finally, you can combine arrays or array elements using the *concatenation* operator & which joins arrays and elements in the order written, from left to right. For example, '0'&'1'&"1Z" is equivalent to "011Z", and the expression B(6 downto 0) & B(7) yields a 1-bit left circular shift of the 8-bit array B.

The most important array type in typical VHDL programs is the IEEE 1164 standard user-defined logic type  $std_logic_vector$ , which defines an ordered set of  $std_logic$  bits. The definition of this type is:

```
type STD_LOGIC_VECTOR is array ( natural range <> ) of STD_LOGIC;
```

This is an example of an *unconstrained array type*—the range of the array is unspecified, except that it must be a subrange of a defined type, in this case, natural. This VHDL feature allows us to develop architectures, functions, and other program elements in a more general way, somewhat independent of the array size or its range of index values. An actual range is specified when a signal or variable is assigned this type. We'll see examples in the next subsection.

## 5.3.3 Functions and Procedures

Like a function in a high-level programming language, a VHDL *function* accepts a number of *arguments* and returns a *result*. Each of the arguments and the result in a VHDL function definition or function call have a predetermined type.

The syntax of a function definition is shown in Table 5-22 on the next page. After giving the name of the function, it lists zero or more formal parameters which are used within the function body. When the function is called, the actual parameters in the function call are substituted for the formal parameters. In accordance with VHDL's strong-typing philosophy, the actual parameters must be the same type or a subtype of the formal parameters. When the function is called from within an architecture, a value of the type return-type is returned in place of the function call.

As shown in the table, a function may define its own local types, constants, variables, and nested functions and procedures. The keywords begin and end enclose a series of "sequential statements" that are executed when the function is called. We'll take a closer look at different kinds of sequential statements and their syntax in Section 5.3.7, but you should be able to understand the examples here based on your previous programming experience.

array slice

&, concatenation operator

 $std\_logic\_vector$ 

unconstrained array type

function
arguments
result
function definition
formal parameters

actual parameters

Table 5-22 Syntax of a VHDL function definition.

return

operator overloading

The VHDL "inhibit-gate" architecture of Table 5-13 on page 258 is modified in Table 5-23 to use a function. Within the function definition, the keyword *return* indicates when the function should return to the caller, and it is followed by an expression with the value to be returned to the caller. The type resulting from this expression must match the *return-type* in the function declaration.

The IEEE 1164 standard logic package defines many functions that operate on the standard types std\_logic and std\_logic\_vector. Besides specifying a number of user-defined types, the package also defines the basic logic operations on these types such as and and or. This takes advantage of VHDL's ability to *overload* operators. This facility allows the user to specify a function that is invoked whenever a built-in operator symbol (and, or, +, etc.) is used with a matching set of operand types. There may be several definitions for a given operator symbol; the compiler automatically picks the definition that matches the operand types in each use of the operator.

```
Table 5-23 VHDL program for an "inhibit" function.
```

```
architecture Inhibit_archf of Inhibit is
function ButNot (A, B: bit) return bit is
begin
  if B = '0' then return A;
  else return '0';
  end if;
end ButNot;

begin
  Z <= ButNot(X,Y);
end Inhibit_archf;</pre>
```

```
SUBTYPE UX01 IS RESOLVED std_ulogic RANGE 'U' TO '1';
                               -- ('U', 'X', 'O', '1')
TYPE stdlogic_table IS ARRAY(std_ulogic, std ulogic) OF std ulogic:
-- truth table for "and" function
CONSTANT and_table : stdlogic_table := (
     | U X O 1 Z W L H -
     ('U', 'U', 'O', 'U', 'U', 'O', 'U', 'U'), -- | U |
     X
     ('U', 'X', '0', '1', 'X', 'X', '0', '1', 'X'),
     ('U', 'X', '0', 'X', 'X', 'X', 'O', 'X', 'X'), -- | W |
     ('U', 'X', 'O', '1', 'X', 'X', 'O', '1', 'X'), -- | H |
     FUNCTION "and" ( L : std_ulogic; R : std_ulogic ) RETURN UX01 IS
BEGIN
  RETURN (and_table(L, R));
END "and";
```

Table 5-24
Definitions relating to the "and" operation on STD\_LOGIC values in IEEE 1164.

For example, Table 5-24 contains code, taken from the IEEE package, that shows how the "and" operation is defined for std\_logic operands. This code may look complicated, but we've already introduced all of the basic language elements that it uses (except for "resolved", which we describe in connection with three-state logic in Section 6.6.4).

The inputs to the function may be of type  $std_ulogic$  or its subtype  $std_logic$ . Another subtype UX01 is defined to be used as the function's return type; even if one of the "and" inputs is a nonlogic value ('Z', 'W', etc.), the function will return one of only four possible values. Type  $stdlogic_table$  defines a two-dimensional,  $9 \times 9$  array indexed by a pair of  $std_ulogic$  values. For the and\_table, the table entries are arranged so that if either index is '0' or 'L' (a weak '0'), the entry is '0'. A '1' entry is found only if both inputs are '1' or 'H' (a weak '1'). Otherwise, a 'U' or 'X' entry appears.

In the function definition itself, double quotes around the function name indicate operator overloading. The "executable" part of the function is just a single statement that returns the table element indexed by the two inputs, L and R, of the "and" function.

Because of VHDL's strong typing requirements, it's often necessary to convert a signal from one type to another, and the IEEE 1164 package contains several conversion functions—for example, from BIT to STD\_LOGIC or vice

# Table 5-25 VHDL function for converting STD\_LOGIC\_VECTOR to INTEGER.

```
function CONV_INTEGER (X: STD_LOGIC_VECTOR) return INTEGER is
  variable RESULT: INTEGER;

begin
  RESULT := 0;
  for i in X'range loop
   RESULT := RESULT * 2;
   case X(i) is
     when '0' | 'L' => null;
     when '1' | 'H' => RESULT := RESULT + 1;
     when others => null;
   end case;
  end loop;
  return RESULT;
end CONV_INTEGER;
```

versa. A commonly needed conversion is from STD\_LOGIC\_VECTOR into a corresponding integer value. IEEE 1164 does not include such a conversion function, because different designs may need to use different number interpretations—for example, signed versus unsigned. However, we can write our own conversion function as shown in Table 5-25.

The CONV\_INTEGER function uses a simple iterative algorithm equivalent to the nested expansion formula on page 30. We won't be describing the for, case, and when statements that it uses until Section 5.3.7, but you should get the idea. The *null statement* is easy—it means "do nothing." The range of the for loop is specified by "X'range", where the single quote after a signal name means "attribute," and *range* is a built-in attribute identifier that applies only to arrays and means "range of this array's index, from left to right."

In the other direction, we can convert an integer to a STD\_LOGIC\_VECTOR as shown in Table 5-26. Here we must specify not only the integer value to be converted (ARG), but also the number of bits in the desired result (SIZE). Notice

```
null statement
```

range attribute

Table 5-26
VHDL function
for converting
INTEGER to
STD\_LOGIC\_VECTOR.

```
function CONV_STD_LOGIC_VECTOR(ARG: INTEGER; SIZE: INTEGER)
    return STD_LOGIC_VECTOR is
    variable result: STD_LOGIC_VECTOR (SIZE-1 downto 0);
    variable temp: integer;
begin
    temp := ARG;
    for i in 0 to SIZE-1 loop
        if (temp mod 2) = 1 then result(i) := '1';
        else result(i) := '0';
        end if;
        temp := temp / 2;
    end loop;
    return result;
end;
```

that the function declares a local variable "result", a STD\_LOGIC\_VECTOR whose index range is dependent on SIZE. For this reason, SIZE must be a constant or other value that is known when CONV\_STD\_LOGIC\_VECTOR is compiled. To perform the conversion, the function uses the successive-division algorithm that was described on page 30.

A VHDL *procedure* is similar to a function, except it does not return a result. While a function call can be used in the place of an expression, a *procedure call* can be used in the place of a statement. VHDL procedures allow their arguments to be specified with type out or inout, so it is actually possible for a procedure to "return" a result. However, we don't use VHDL procedures in the rest of this book, so we won't discuss them further.

procedure

procedure call

## 5.3.4 Libraries and Packages

A VHDL *library* is a place where the VHDL compiler stores information about a particular design project, including intermediate files used in the analysis, simulation, and synthesis of the design. The location of the library within a host computer's file system is implementation dependent. For a given VHDL design, the compiler automatically creates and uses a library named "work".

A complete VHDL design usually has multiple files, each containing different design units including entities and architectures. When the VHDL compiler analyzes each file in the design, it places the results in the "work" library, and it also searches this library for needed definitions, such as other entities. Because of this feature, a large design can be broken up into multiple files, yet the compiler will find external references as needed.

Not all of the information needed in a design may be in the "work" library. For example, a designer may rely on common definitions or functional modules across a family of different projects. Each project has its own "work" library (typically a subdirectory within that project's overall directory), but it must also refer to a common library containing the shared definitions. Even small projects may use a standard library such as the one containing IEEE standard definitions. The designer can specify the name of such a library using a <code>library clause</code> at the beginning of the design file. For example, we can specify the IEEE library:

library

library clause

library ieee;

The clause "library work;" is included implicitly at the beginning of every VHDL design file.

Specifying a library name in a design gives it access to any previously analyzed entities and architectures stored in the library, but it does not give access to type definitions and the like. This is the function of "packages" and "use clauses," described next.

A VHDL *package* is a file containing definitions of objects that can be used in other programs. The kind of objects that can be put into a package include signal, type, constant, function, procedure, and component declarations.

package

Signals that are defined in a package are "global" signals, available to any VHDL entity that uses the package. Types and constants defined in a package are known in any file that uses the package. Likewise, functions and procedures defined in a package can be called in files that use the package, and components (described in the next subsection) can be instantiated in architectures that use the package.

use clause

A design can "use" a package by including a *use clause* at the beginning of the design file. For example, to use all of the definitions in the IEEE standard 1164 package, we would write

use ieee.std\_logic\_1164.all;

Here, "ieee" is the name of a library which has been previously given in a library clause. Within this library, the file named "std\_logic\_1164" contains the desired definitions. The suffix "all" tells the compiler to use all of the definitions in this file. Instead of "all", you can write the name of a particular object to use just its definition, for example,

use ieee.std\_logic\_1164.std\_ulogic

This clause would make available just the definition of the std\_ulogic type in Table 5-19 on page 262, without all of the related types and functions. However, multiple "use" clauses can be written to use additional definitions.

## "STANDARD" VHDL PACKAGES

VHDL has excellent capabilities for extending its data types and functions. This is important, because the language's built-in BIT and BIT\_VECTOR actually are quite inadequate for modeling real circuits that also handle three-state, unknown, don't-care, and varying-strength signals.

As a result, soon after the language was formalized as IEEE standard 1076, commercial vendors began to introduce their own built-in data types to deal with logic values other than 0 and 1. Of course, each vendor had different definitions for these extended types, creating a potential "Tower of Babel." To avoid this situation, the IEEE developed the 1164 standard logic package (std\_logic\_1164) with a nine-valued logic system that satisfies most designers' needs.

Meanwhile, synthesis supplier Synopsys created several packages with standard types and operations for vectors of STD\_LOGIC components that are interpreted as signed or unsigned integers, including std\_logic\_arith, std\_logic\_signed, and std\_logic\_unsigned. While these packages aren't IEEE standards, Synopsys placed them into their IEEE library, and we discuss and use them later in this book.

Around the same time, other vendors produced their own incompatible versions of std\_logic\_arith and also put them in their IEEE libraries, and the IEEE 1076.3 committee introduced its own standard arithmetic package, numeric\_std.

The result of all this is that you must be extremely careful in selecting and applying "standard" packages. As cynical designers say, "Standards are great because there are so many to choose from!"

package package-name is
type declarations
signal declarations
constant declarations
component declarations
function declarations
procedure declarations
end package-name;
package body package-name is
type declarations
constant declarations
function definitions
procedure definitions
end package-name;

Table 5-27 Syntax of a VHDL package definition.

Defining packages is not limited to standards bodies. Anyone can write a package, using the syntax shown in Table 5-27. All of the objects declared between "package" and the first "end" statement are visible in any design file that uses the package; objects following the "package body" keyword are local. In particular, notice that the first part includes "function declarations," not definitions. A *function declaration* lists only the function name, arguments, and type, up to but not including the "is" keyword in Table 5-22 on page 266. The complete function definition is given in the package body and is not visible to function users.

function declaration

# 5.3.5 Structural Design Elements

We're finally ready to look at the guts of a VHDL design, the "executable" portion of an architecture. Recall from Table 5-15 on page 260 that the body of an architecture is a series of concurrent statements. In VHDL, each *concurrent statement* executes simultaneously with the other concurrent statements in the same architecture body.

This behavior is markedly different from that of statements in conventional software programming languages, where statements execute sequentially. Concurrent statements are necessary to simulate the behavior of hardware, where connected elements affect each other continuously, not just at particular, ordered time steps. Thus, in a VHDL architecture body, if the last statement updates a signal that is used by the first statement, then the simulator will go back to that first statement and update its results according to the signal that just changed. In fact, the simulator will keep propagating changes and updating results until the simulated circuit stabilizes; we'll discuss this in more detail in Section 5.3.8.

VHDL has several different concurrent statements, as well as a mechanism for bundling a set of sequential statements to operate as a single concurrent statement. Used in different ways, these statements give rise to three somewhat distinct styles of circuit design and description, which we cover in this and the next two subsections.

concurrent statement

## Table 5-28 Syntax of a VHDL component statement.

```
label: component-name port map(signal1, signal2, ..., signaln);
label: component-name port map(port1=>signal1, port2=>signal2, ..., portn=>signaln);
```

Table 5-29
Syntax of a
VHDL component
declaration.

instantiate

port map

component declaration component keyword

The most basic of VHDL's concurrent statements is the *component* statement, whose basic syntax is shown in Table 5-28. Here, *component-name* is the name of a previously defined entity that is to be used, or *instantiated*, within the current architecture body. One instance of the named entity is created for each component statement that invokes its name, and each instance must be named by a unique *label*.

The *port map* keywords introduce a list that associates ports of the named entity with signals in the current architecture. The list may be written in either of two different styles. The first is a positional style; as in conventional programming languages, the signals in the list are associated with the entity's ports in the same order in which they appear in the entity's definition. The second is an explicit style; each of the entity's ports is connected to a signal using the "=>" operator, and these associations may be listed in any order.

Before being instantiated in an architecture, a component must be declared in a *component declaration* in the architecture's definition (see Table 5-15 on page 260). As shown in Table 5-29, a component declaration is essentially the same as the port-declaration part of the corresponding entity declaration—it lists the name, mode, and type of each of its ports.

The components used in an architecture may be ones that were previously defined as part of a design, or they may be part of a library. Table 5-30 is an example of a VHDL entity and its architecture that uses components, a "prime-number detector" that is structurally identical to the gate-level circuit in Figure 4-31(c) on page 217. The entity declaration names the inputs and the output of the circuit. The declarations section of the architecture defines all of the signal names and the components that are used internally. The components, INV, AND2, AND3, and OR4, are predefined in the design environment in which this example was created and compiled (Xilinx ISE 6.x unisims library).

Note that component statements in Table 5-30 execute *concurrently*. Even if the statements were listed in a different order, the same circuit would be synthesized, and the simulated circuit operation would be the same.

# **Table 5-30** Structural VHDL program for a prime-number detector.

```
library IEEE;
use IEEE.std_logic_1164.all;
library unisim:
use unisim.vcomponents.all;
entity prime is
    port ( N: in STD_LOGIC_VECTOR (3 downto 0);
           F: out STD LOGIC ):
end prime;
architecture prime1_arch of prime is
signal N3_L, N2_L, N1_L: STD_LOGIC;
signal N3L_NO, N3L_N2L_N1, N2L_N1_NO, N2_N1L_NO: STD_LOGIC;
component INV port (I: in STD_LOGIC; O: out STD_LOGIC); end component;
component AND2 port (IO, I1: in STD_LOGIC; O: out STD_LOGIC); end component;
component AND3 port (IO, I1, I2: in STD_LOGIC; O: out STD_LOGIC); end component;
component OR4 port (IO,I1,I2,I3: in STD_LOGIC; O: out STD_LOGIC); end component;
begin
 U1: INV port map (N(3), N3_L);
 U2: INV port map (N(2), N2_L);
 U3: INV port map (N(1), N1_L);
 U4: AND2 port map (N3_L, N(0), N3L_N0);
 U5: AND3 port map (N3_L, N2_L, N(1), N3L N2L N1);
 U6: AND3 port map (N2_L, N(1), N(0), N2L_N1_N0);
 U7: AND3 port map (N(2), N1_L, N(0), N2_N1L_N0);
 U8: OR4 port map (N3L_N0, N3L_N2L_N1, N2L_N1_N0, N2_N1L_N0, F);
end prime1_arch;
```

A VHDL architecture that uses components is often called a *structural description* or *structural design*, because it defines the precise interconnection structure of signals and entities that realize the entity. In this regard, a pure structural description is equivalent to a schematic or a net list for the circuit.

In some applications it is necessary to create multiple copies of a particular structure within an architecture. For example, we'll see in Section 6.10.2 that an *n*-bit "ripple adder" can be created by cascading *n* "full adders." VHDL includes a *generate statement* that allows you to create such repetitive structures using a kind of "for loop," without having to write out all of the component instantiations individually.

The syntax of a simple iterative generate loop is shown in Table 5-31. The *identifier* is implicitly declared as a variable with type compatible with the *range*. The *concurrent statement* is executed once for each possible value of the

structural description structural design

generate statement

**Table 5-31**Syntax of a VHDL for-generate loop.

# Table 5-32 VHDL entity and architecture for an 8-bit inverter.

```
library IEEE;
use IEEE.std_logic_1164.all;
entity inv8 is
    port ( X: in STD_LOGIC_VECTOR (1 to 8);
        Y: out STD_LOGIC_VECTOR (1 to 8) );
end inv8;

architecture inv8_arch of inv8 is
component INV port (I: in STD_LOGIC; O: out STD_LOGIC); end component;
begin
    g1: for b in 1 to 8 generate
        U1: INV port map (X(b), Y(b));
    end generate;
end inv8_arch;
```

*identifier* within the range, and *identifier* may be used within the concurrent statement. For example, Table 5-32 shows how an 8-bit inverter can be created.

The value of a constant must be known at the time that a VHDL program is compiled. In many applications it is useful to design and compile an entity and its architecture while leaving some of its parameters, such as bus width, unspecified. VHDL's "generic" facility lets you do this.

One or more *generic constants* can be defined in an entity declaration with a *generic declaration* before the port declaration, using the syntax shown in Table 5-33. Each of the named constants can be used within the architecture definition for the entity, and the value of the constant is deferred until the entity is instantiated using a component statement within another architecture. Within that component statement, values are assigned to the generic constants using a *generic map* clause in the same style as the port map clause. Table 5-34 is an example that combines generic and generate statements to define a "bus inverter" with a user-specifiable width. Multiple copies of this inverter, each with a different width, are instantiated in the program in Table 5-35.

generic constant generic declaration

generic map

# Table 5-33 Syntax of a VHDL generic declaration

within an entity declaration.

```
entity entity-name is

generic (constant-names : constant-type;

constant-names : constant-type;

constant-names : constant-type);

port (signal-names : mode signal-type;

signal-names : mode signal-type;

signal-names : mode signal-type);

end entity-name;
```

```
library IEEE;
use IEEE.std_logic_1164.all;
entity businv is
    generic (WIDTH: positive);
    port ( X: in STD_LOGIC_VECTOR (WIDTH-1 downto 0);
        Y: out STD_LOGIC_VECTOR (WIDTH-1 downto 0) );
end businv;
architecture businv_arch of businv is
component INV port (I: in STD_LOGIC; 0: out STD_LOGIC); end component;
begin
    g1: for b in WIDTH-1 downto 0 generate
        U1: INV port map (X(b), Y(b));
    end generate;
end businv_arch;
```

Table 5-34 VHDL entity and architecture for an arbitrary-width bus inverter.

```
library IEEE;
use IEEE.std_logic_1164.all;
entity businv_example is
    port ( IN8: in STD_LOGIC_VECTOR (7 downto 0);
           OUT8: out STD_LOGIC_VECTOR (7 downto 0);
           IN16: in STD_LOGIC_VECTOR (15 downto 0);
           OUT16: out STD_LOGIC_VECTOR (15 downto 0);
           IN32: in STD_LOGIC_VECTOR (31 downto 0);
           OUT32: out STD_LOGIC_VECTOR (31 downto 0) );
end businv_example;
architecture businv_ex_arch of businv_example is
component businv
   generic (WIDTH: positive);
    port ( X: in STD_LOGIC_VECTOR (WIDTH-1 downto 0);
           Y: out STD_LOGIC_VECTOR (WIDTH-1 downto 0) );
end component;
begin
U1: businv generic map (WIDTH=>8) port map (IN8, OUT8);
U2: businv generic map (WIDTH=>16) port map (IN16, OUT16);
U3: businv generic map (WIDTH=>32) port map (IN32, OUT32);
end businv ex arch:
```

Table 5-35
VHDL entity and architecture that use the arbitrary-width bus inverter.

# 5.3.6 Dataflow Design Elements

If component statements were its only concurrent statements, then VHDL would be little more than a strongly typed, hierarchical net-list description language. Several additional concurrent statements allow VHDL to describe a circuit in terms of the flow of data and operations on it within the circuit. This style is called a *dataflow description* or *dataflow design*.

dataflow description dataflow design

# **Table 5-36**Syntax of VHDL concurrent signalassignment statements.

concurrent signalassignment statement Two additional concurrent statements used in dataflow designs are shown in Table 5-36. The first of these is the most often used and is called a *concurrent signal-assignment statement*. You should read this as "signal-name gets expression." Because of VHDL's strong typing, the type of expression must be compatible with that of signal-name. In general, this means that either the types must be identical or expression's type is a subtype of signal-name's. In the case of arrays, both the element type and the length must match; however, the index range and direction need not match.

Table 5-37 shows an architecture for the prime-number detector entity (Table 5-30 on page 273) written in dataflow style. In this style we don't show the explicit gates and their connections; rather, we use VHDL's built-in and, or, and not operators. (Actually, these operators are not built in for signals of type STD\_LOGIC, but they are defined and overloaded by the IEEE 1164 package.) Note that the not operator has the highest precedence, so no parentheses are required around subexpressions like "not N(3)" to get the intended result.

We can also use the second, *conditional* form of the concurrent signal-assignment statement, using the keywords when and else as shown in Table 5-36. Here, a boolean-expression combines individual boolean terms using VHDL's built-in boolean operators such as and, or, and not. Boolean terms are typically boolean variables or results of comparisons using relational operators =, /= (inequality), >, >=, <, and <=.

Table 5-38 is an example using conditional concurrent assignment statements. Each of the comparisons of an individual STD\_LOGIC bit such as N(3) is made against a character literal '1' or '0' and returns a value of type boolean.

```
conditional signal-
assignment statement
when
else
relational operators
= /= >, >= < <=
```

Table 5-37 Dataflow VHDL architecture for the prime-number detector.

# **Table 5-38**Prime-number-detector architecture using conditional assignments.

These comparison results are combined in the boolean expression between the when and else keywords in each statement. The else clauses are generally required; the combined set of conditions in a single statement should cover all possible input combinations.

Another kind of concurrent assignment statement is the *selected signal assignment*, whose syntax is shown in Table 5-39. This statement evaluates the given *expression*, and when the value matches one of the *choices*, it assigns the corresponding *signal-value* to *signal-name*. The *choices* in each when clause may be a single value of *expression* or a list of values separated by vertical bars (1). The *choices* for the entire statement must be mutually exclusive and all-inclusive. The keyword *others* can be used in the last when clause to denote all values of *expression* that have not yet been covered.

Table 5-40 is an architecture for the prime-number detector that uses a selected signal-assignment statement. All of the *choices* for which F is '1' could have been written in a single when clause, but multiple clauses are shown just for instructional purposes. In this example, the selected signal-assignment statement reads somewhat like a listing of the on-set of the function F.

```
selected signal-
assignment statement
```

others

```
with expression select
signal-name <= signal-value when choices,
signal-value when choices,
signal-value when choices;
```

```
Table 5-39
Syntax of VHDL
selected signal-
assignment statement.
```

```
architecture prime4_arch of prime is
begin

with N select

F <= '1' when "0001",

'1' when "0010",

'1' when "0011" | "0101" | "0111",

'1' when "1011" | "1101",

'0' when others;
end prime4_arch;
```

# Table 5-40 Prime-numberdetector architecture using selected signal assignment.

# **Table 5-41** A more behavioral description of the

prime-number detector.

```
architecture prime5_arch of prime is
begin
  with CONV_INTEGER(N) select
    F \le '1' \text{ when } 1 \mid 2 \mid 3 \mid 5 \mid 7 \mid 11 \mid 13,
           'O' when others:
end prime5_arch;
```

We can modify the previous architecture slightly to take advantage of the numeric interpretation of N in the function definition. Using the CONV\_INTEGER function that we defined previously, Table 5-41 writes the choices in terms of integers, which we can readily see are prime as required. We can think of this version of the architecture as a "behavioral" description, because it describes the desired function in such a way that its behavior is quite evident.

# **COVERING ALL** THE CASES

Conditional and selected signal assignments require all possible conditions to be covered. In a conditional signal assignment, the final "else expression" covers missing conditions. In a selected signal assignment, "others" can be used in the final when clause to pick up the remaining conditions.

In Table 5-40, you might think that instead of writing "others" in the final when clause, we could have written the nine remaining 4-bit combinations, "0000", "0100", and so on. But that's not true! Remember that STD\_LOGIC is a nine-valued system, so a 4-bit STD\_LOGIC\_VECTOR actually has 9<sup>4</sup> possible values. So "others" in this example is really covering 6,554 cases!

# 5.3.7 Behavioral Design Elements

As we saw in the last example, it is sometimes possible to directly describe a desired logic-circuit behavior using a concurrent statement. This is a good thing, as the ability to create a behavioral design or behavioral description is one of the key benefits of hardware-description languages in general and VHDL in particular. However, for most behavioral descriptions, we need to employ some additional language elements described in this subsection.

VHDL's key behavioral element is the "process." A process is a collection of sequential statements (described shortly) that executes in parallel with other concurrent statements and other processes. Using a process, you can specify a complex interaction of signals and events in a way that executes in essentially zero simulated time during simulation and that gives rise to a synthesized combinational or sequential circuit that performs the modeled operation directly.

A VHDL process statement can be used anywhere that a concurrent statement can be used. A process statement is introduced by the keyword process and has the syntax shown in Table 5-42. Since a process statement is written within the scope of an enclosing architecture, it has visibility of the types,

behavioral design behavioral description

process sequential statement

process statement process

process (signal-name, signal-name, ..., signal-name)
type declarations
variable declarations
constant declarations
function definitions
procedure definitions
begin
sequential-statement
...
sequential-statement
end process;

Table 5-42 Syntax of a VHDL process statement.

signals, constants, functions, and procedures that are declared or are otherwise visible in the enclosing architecture. However, you can also define types, variables, constants, functions, and procedures that are local to the process.

Note that a process may not declare signals, only "variables." A VHDL variable keeps track of the state within a process and is not visible outside of the process. Depending on its use, it may or may not give rise to a corresponding signal in a physical realization of the modeled circuit. The syntax for defining a variable within a process is similar to the syntax for a signal declaration within an architecture, except that the keyword variable is used:

variable

variable

variable variable-names : variable-type;

A VHDL process is always either *running* or *suspended*. The list of signals in the process definition, called the *sensitivity list*, determines when the process runs. A process initially is suspended; when any signal in its sensitivity list changes value, the process resumes execution, starting with its first sequential statement and continuing until the end. If any signal in the sensitivity list changes value as a result of running the process, it runs again. This continues until the process runs without any of these signals changing value. In simulation, all of this happens in zero simulated time.

Upon resumption, a properly written process will suspend after one or a few runs. However, it is possible to write an incorrect process that never suspends. For example, consider a process with just one sequential statement, "X <= not X" and a sensitivity list of "(X)". Since X changes on every pass, the process will run forever in zero simulated time—not very useful! In practice, simulators have safeguards that normally can detect such unwanted behavior, terminating the misbehaving process after a thousand or so passes.

The sensitivity list is optional; a process without a sensitivity list starts running at time zero in simulation. One application of such a process is to generate input waveforms in a test bench, as in Table 5-52 on page 285.

VHDL has several kinds of sequential statements. The first is a *sequential signal-assignment statement*; this has the same syntax as the concurrent version

sequential signalassignment statement

running process suspended process sensitivity list

### WEIRD BEHAVIOR

Remember that the statements within a process are executed *sequentially*. Suppose that for some reason we moved the last statement in Table 5-43 (the signal assignment to F) to be the first statement. Then we would see rather weird behavior from this process.

The first time the process was run, the simulator would complain that the variables were uninitialized—that they were being read before any value had been assigned to them. On subsequent resumptions, a value would be assigned to F based on the *previous* values of the variables, which are remembered while the process is suspended. New values would then be assigned to the variables and remembered until the next resumption. So the circuit's output value would always be one inputchange behind.

variable-assignment statement

-

if statement

# Table 5-43 Process-based dataflow VHDL architecture for the prime-number detector.

(signal-name <= expression;), but it occurs within the body of a process rather than an architecture. An analogous statement for variables is the variable-assignment statement, which has the syntax "variable-name := expression;". Notice that a different assignment operator, :=, is used for variables.

For instructional purposes, the dataflow architecture of the prime-number detector in Table 5-37 is rewritten as a process in Table 5-43. Notice that we're still working off the same original entity declaration of prime that appeared in Table 5-30. Within the new architecture (prime6\_arch), we have just one concurrent statement, which is a process. The process sensitivity list contains just N, the primary inputs of the desired combinational logic function. The AND-gate outputs must be defined as variables rather than signals, since signal definitions are not allowed within a process. Otherwise, the body of the process is very similar to that of the original architecture. In fact, a typical synthesis tool would probably create the same circuit from either description.

Other sequential statements, beyond simple assignment, can give us more creative control in expressing circuit behavior. The *if statement*, with the syntax shown in Table 5-44, is probably the most familiar of these. In the first and

```
architecture prime6_arch of prime is
begin
 process(N)
   variable N3L_N0, N3L_N2L_N1, N2L_N1_N0, N2_N1L_N0: STD_LOGIC;
 begin
   N3L_N0
              := not N(3)
                                                   and N(0);
   N3L_N2L_N1 := not N(3) and not N(2) and
                                              N(1)
   N2L_N1_NO :=
                        not N(2) and
                                              N(1) and N(0);
   N2_N1L_NO :=
                                  N(2) and not N(1) and N(0);
   F <= N3L_N0 or N3L_N2L_N1 or N2L_N1_N0 or N2_N1L_N0;
 end process;
end prime6_arch;
```

```
if boolean-expression then sequential-statements end if;

if boolean-expression then sequential-statements else sequential-statements end if;

if boolean-expression then sequential-statements elsif boolean-expression then sequential-statements elsif boolean-expression then sequential-statements end if;

if boolean-expression then sequential-statements elsif boolean-expression then sequential-statements elsif boolean-expression then sequential-statements elsif boolean-expression then sequential-statements else sequential-statements end if;
```

Table 5-44
Syntax of a VHDL
if statement.

simplest form of the statement, a *boolean-expression* is tested, and a list of one or more *sequential-statements* are executed if the expression's value is true. In the second form, we've added an "else" keyword followed by another list of *sequential-statements* that are executed if the expression's value is false.

To create nested if-then-else statements, VHDL uses a special keyword <code>elsif</code>, which introduces the "middle" clauses. An elsif clause's <code>sequential-statements</code> are executed if its <code>boolean-expression</code> is true and all the preceding <code>boolean-expressions</code> were false. The optional final else-clause's <code>sequential-statements</code> are executed if all the preceding <code>boolean-expressions</code> were false.

Table 5-45 is a version of the prime-number-detector architecture that uses an if statement. A local variable NI is used to hold a converted, integer version of the input N, so that the comparisons in the if statement can be written using integer values instead of constants of type STD\_LOGIC VECTOR.

else

elsif

```
architecture prime7_arch of prime is
begin
  process(N)
    variable NI: INTEGER;
begin
    NI := CONV_INTEGER(N);
    if NI=1 or NI=2 then F <= '1';
    elsif NI=3 or NI=5 or NI=7 or NI=11 or NI=13 then F <= '1';
    else F <= '0';
    end if;
  end process;
end prime7_arch;</pre>
```

**Table 5-45**Prime-detector architecture using an if statement.

# Table 5-46 Syntax of a VHDL case statement.

```
case expression is
  when choices => sequential-statements
  when choices => sequential-statements
end case;
```

The boolean expressions in Table 5-45 are nonoverlapping; that is, only one of them is true at a time. For this application we really didn't need the full power of nested if statements. In fact, a synthesis tool might create a circuit that evaluates the boolean expressions in series, with slower operation than might otherwise be possible. When we need to select among multiple alternatives based on the value of just one signal or expression, a *case statement* is usually more readable and may yield a better synthesized circuit.

Table 5-46 shows the syntax of a case statement. This statement evaluates the given *expression*, finds a matching value in one of the *choices*, and executes the corresponding *sequential-statements*. Note that one or more sequential statements can be written for each set of *choices*. The *choices* may take the form of a single value or of multiple values separated by vertical bars (†). The *choices* must be mutually exclusive and include all possible values of *expression*'s type; the keyword others can be used as the last *choices* to denote all values that have not yet been covered.

Table 5-47 is yet another architecture for the prime-number detector, this time coded with a case statement. Like the concurrent version, the select statement in Table 5-41 on page 278, the case statement makes it very easy to see the desired functional behavior.

Another important class of sequential statements are the *loop statements*. The simplest of these has the syntax shown in Table 5-48 and creates an infinite loop. Although infinite loops are undesirable in conventional software programming languages, we'll show in Section 7.12.1 how such a loop can be used in simulation to create a free-running clock signal.

A more familiar loop, one that we've seen before, is the *for loop*, with the syntax shown in Table 5-49. Note that the loop variable, *identifier*, is declared

### 100p statement

case statement

for loop

#### **Table 5-47**

Prime-detector architecture using a case statement.

```
architecture prime8_arch of prime is
begin
  process(N)
  begin
  case CONV_INTEGER(N) is
   when 1 => F <= '1';
   when 2 => F <= '1';
   when 3 | 5 | 7 | 11 | 13 => F <= '1';
   when others => F <= '0';
  end case;
  end process;
end prime8_arch;
```

```
loop
sequential-statement
sequential-statement
end loop;

for identifier in range loop
sequential-statement
sequential-statement
end loop;
```

```
Table 5-48
Syntax of a basic VHDL loop statement.
```

Table 5-49
Syntax of a VHDL for loop.

implicitly by its appearance in the for loop and has the same type as *range*. This variable may be used within the loop's sequential statements, and it steps through all of the values in *range*, from left to right, one per iteration.

Two more useful sequential statements that can be executed within a loop are "exit" and "next". When executed, exit transfers control to the statement immediately following the loop end. On the other hand, next causes any remaining statements in the loop to be bypassed and begins the next iteration of the loop.

exit statement
next statement

Our good old prime-number detector is coded one more time in Table 5-50, this time using a for loop. The striking thing about this example is that it is truly a behavioral description—we have actually used VHDL to compute whether the

```
entity prime9 is
   port ( N: in STD_LOGIC_VECTOR (15 downto 0);
           F: out STD_LOGIC );
end prime9;
architecture prime9_arch of prime9 is
begin
 process(N)
 variable NI: INTEGER;
 variable prime: boolean;
 begin
   NI := CONV_INTEGER(N);
   prime := true;
   if NI=1 or NI=2 then null; -- take care of boundary cases
   else for i in 2 to 253 loop
           if (NI mod i = 0) and (NI /= i) then
             prime := false; exit;
           end if;
         end loop;
   if prime then F <= '1'; else F <= '0'; end if;
 end process;
end prime9_arch;
```

# **Table 5-50**Prime-number-detector architecture using a for statement.

#### **BAD DESIGN**

Table 5-50 has a good example of a for loop, but it's a bad example of how to design a circuit. Although VHDL is a powerful programming language, design descriptions that use its full power may be inefficient or unsynthesizable.

The culprit in Table 5-50 is the mod operator. This operation requires an integer division, and most VHDL tools are unable to synthesize division circuits except for special cases, such as division by a power of two (realized as a shift).

Even if the tools could synthesize a divider, you wouldn't want to specify a prime-number detector in this way. The description in Table 5-50 implies a combinational circuit, and the poor synthesizer would have to create 252 combinational dividers and comparators, one for each value of i, to "unroll" the for loop and realize the circuit! This would be an extremely expensive solution.

# Table 5-51 Syntax of a VHDL while loop.

while boolean-expression loop sequential-statement sequential-statement end loop;

input N is a prime number. We've also increased the size of N to 16 bits, just to emphasize the fact that we were able to create a compact model for the circuit without having to explicitly list hundreds of primes.

The last kind of loop statement is the *while loop*, with the syntax shown in Table 5-51. In this form, *boolean-expression* is tested before each iteration of the loop, and the loop is executed only if the value of the expression is true.

We can use processes to write behavioral descriptions of both combinational and sequential circuits. Many more examples of combinational-circuit descriptions appear in the VHDL subsections of Chapter 6.

#### 5.3.8 The Time Dimension

None of the examples that we've dealt with so far models the time dimension of circuit operation—everything happens in zero simulated time. However, VHDL has very good facilities for modeling time, and it is indeed another significant dimension of the language. In this book we won't go into detail on this subject, but we'll introduce just a few ideas here.

VHDL allows you to specify a time delay using the keyword *after* in any signal-assignment statement, including sequential, concurrent, conditional, and selected assignments. For example, in the inhibit-gate architecture of Table 5-13 on page 258 you could write

 $Z \le '1'$  after 4 ns when X='1' and Y='0' else '0' after 3 ns;

This allows you to model an inhibit gate that has 4 ns of delay on a 0-to-1 output transition and only 3 ns on a 1-to-0 transition. In typical ASIC design environ-

while loop

after keyword

```
entity InhibitTestBench is
end InhibitTestBench:
architecture InhibitTB arch of InhibitTestBench is
component Inhibit port (X,Y: in BIT; Z: out BIT); end component;
signal XT, YT, ZT: BIT;
begin
 U1: Inhibit port map (XT, YT, ZT);
 process
 begin
   XT <= '0'; YT <= '0';
   wait for 10 ns;
   XT <= '0'; YT <= '1';
  wait for 10 ns:
   XT <= '1'; YT <= '0';
  wait for 10 ns;
   XT <= '1'; YT <= '1';
   wait; -- this suspends the process indefinitely
 end process;
end InhibitTB_arch;
```

### **Table 5-52**

Using the VHDL wait statement to generate input waveforms in a test-bench program.

ments, the VHDL models for all of the low-level components in the component library include such delay parameters. Using these estimates, a VHDL simulator can predict the approximate timing behavior of a larger circuit that uses these components.

Another way to invoke the time dimension is with wait, a sequential statement. This statement can be used to suspend a process for a specified time period. Table 5-52 is an example program that uses wait to create simulated input waveforms to test the operation of the inhibit gate for four different input combinations at 10-ns time steps.

wait statement

### 5.3.9 Simulation

Once you have a VHDL program whose syntax and semantics are correct, you can use a simulator to observe its operation. Although we won't go into great detail, it's useful to have a basic understanding of how such a simulator works.

Simulator operation begins at *simulation time* of zero. At this time, the simulator initializes all signals to a default value (which you shouldn't depend on!). It also initializes any signals or variables for which initial values have been declared explicitly (we haven't shown you yet how to do this). Next, the simulator begins the execution of all the processes and concurrent statements in the design.

Of course, the simulator can't really simulate all of the processes and other concurrent statements simultaneously, but it can pretend that it does, using a time-based *event list* and a *signal-sensitivity matrix* based on the signal-sensitivity lists of all the processes. Note that each component instantiation or

simulation time

event list signal-sensitivity matrix

concurrent assignment statement implies one process. Any signals that are used as inputs in a component instantiation or that appear on the righthand side of a concurrent assignment are automatically included in the sensitivity list of the implied process.

At simulation time zero, all of the processes are scheduled for execution, and one of these is selected. All of its sequential statements are executed, including any looping behavior that is specified. When the execution of this process is completed, another one is selected, and so on, until all of the processes have been executed. This completes one *simulation cycle*.

During its execution, a process may assign new values to signals. The new values are not assigned immediately; rather, they are placed on the event list and scheduled to become effective at a certain time. If the assignment has an explicit simulation time associated with it (for example, after a delay specified by an after clause), then it is scheduled on the event list to occur at that time. Otherwise, it is supposed to occur "immediately"; however, it is actually scheduled to occur at the current simulation time plus one "delta delay." The *delta delay* is an infinitesimally short time, such that the current simulation time plus any number of delta delays still equals the current simulation time. This concept allows processes to execute multiple times if necessary in zero simulated time.

After a simulation cycle completes, the event list is scanned for the signal or signals that change at the next earliest time on the list. This may be as little as one delta delay later, or it may be a real circuit delay later, in which case the simulation time is advanced to this time. In any case, the scheduled signal changes are made. Some processes may be sensitive to the changing signals, as indicated by their signal-sensitivity lists. The signal-sensitivity matrix indicates, for each signal, which processes have that signal in their sensitivity list. All of the processes that are sensitive to a signal that just changed are scheduled for execution in the next simulation cycle, which now begins.

The simulator's two-phase operation of a simulation cycle followed by scanning the event list and making the next scheduled signal assignments goes on indefinitely, until the event list is empty. At this point the simulation is complete.

The event-list mechanism makes it possible to simulate the operation of concurrent processes even though the simulator runs on a single computer with a single thread of execution. And the delta-delay mechanism ensures correct operation even though a process or set of processes may require multiple executions, spanning several delta delays, before changing signals settle down to a stable value. This mechanism is also used to detect runaway processes (such as "X <= not X"); if a thousand simulation cycles occur over a thousand delta delays without advancing simulation time by any "real" amount, it's most likely that something's amiss.

simulation cycle

delta delay

# SIGNALS VERSUS VARIABLES

What's the difference? At one level it's simple—signals typically correspond to wires within a circuit realization, while variables are ephemeral. They exist only during each execution of a process, and in typical uses they do not give rise to corresponding physical signals. But at another level, the difference is subtle yet very important.

Within a process, assignments to variables are made *immediately*. Assignments to signals are scheduled but not made until *after* the the simulator completes execution of the current process. This makes coding with signals in a process different from what you're used to in computer-programming languages.

For example, suppose X and Y are variables in a C program. To swap X and Y, you would write "temp = X; X = Y; Y = temp;". But if X and Y are signals in a VHDL program, you would simply write "X <= Y; Y <= X;".

You may think "OK, this is convenient," but it can lead to bugs as well. For example, you may write " $X \le Y$ " and then several lines later in the same process write "if X=1 then ...". But the value of X that is tested is the *old* value; the new value is not there until the next time that this (or any other) process runs.

Finally, consider the VHDL version of our original swapping code. If temp is a variable (temp := X;  $X \le Y$ ;  $Y \le temp$ ;), the code is more verbose than needed, but it works. If temp is a signal (temp  $\le X$ ;  $X \le Y$ ;  $Y \le temp$ ;), the code fails to work as intended.

## 5.3.10 Test Benches

A *test bench* specifies a sequence of inputs to be applied by the simulator to an HDL-based design, such as a VHDL entity. The entity being tested is often called the *unit under test (UUT)*, in accordance with traditional parlance in the hardware testing field, even though the UUT in this case is not a device, but a program that specifies the behavior of one.

Using just VHDL features that we've introduced so far, Table 5-52 on page 285 showed a very simple test bench for the "inhibit gate" that we specified in Table 5-13 on page 258. It's simple, but it illustrates most of the basic parts of a VHDL test-bench program:

- Like all VHDL programs, there is an entity declaration, but notice that it has no inputs or outputs. The inputs to the UUT are created within the test bench, and the outputs are observed on the simulator.
- The architecture definition makes a component declaration for the UUT, and the UUT is instantiated using local signals for its inputs and outputs.
- A process with no sensitivity list starts at simulation time 0, and applies new input combinations to the UUT at specified times (every 10 ns in this example).

test bench

unit under test (UUT)

# Table 5-53 Syntax of VHDL assert and report statements.

```
assert boolean-expression
report string-expression severity severity-expression;
report string-expression severity severity-expression;
```

This particular test bench doesn't do a lot—all you can do is run it on the simulator, and use the waveform viewer to see if it produces the expected output sequence of 0, 0, 1, 0. But by using a few more VHDL features, described below, you can write test benches that do more. In particular, you can specify the expected values of signals, and instruct the simulator to print an error message when a signal is different from its expected value, as discussed below.

The VHDL assert statement tests the value of a boolean expression, and if it evaluates to false, it prints the designated string and severity level on the simulator console, as well as the name of the entity that executed the assert statement and the current simulated time. In order of increasing severity, the predefined severity levels are note, warning, error, and failure. The VHDL report statement is similar, except that it omits the boolean expression—it always prints the designated string and severity level.

Table 5-54 is an improved version of the inhibit-gate test bench. It uses report statements to announce the beginning and end of the test-bench run, and it uses assert statements at each step to compare the output of the UUT with the expected value.

```
Table 5-54
VHDL test bench
using assert and
report.
```

```
entity InhibTBc is
end InhibTBc;
architecture InhibitTBc_arch of InhibTBc is
component Inhibit port (X,Y: in BIT; Z: out BIT); end component;
signal XT, YT, ZT: BIT;
begin
 U1: Inhibit port map (XT, YT, ZT);
 process
 begin
   report "Beginning test bench for Inbibit" severity NOTE;
   XT <= '0'; YT <= '0'; wait for 10 ns;
    assert (ZT = '0') report "Failed -- 0,0" severity ERROR;
    XT <= '0'; YT <= '1'; wait for 10 ns;
    assert (ZT = '0') report "Failed -- 0,1" severity ERROR;
   XT <= '1'; YT <= '0'; wait for 10 ns;
    assert (ZT = '1') report "Failed -- 1,0" severity ERROR;
    XT <= '1'; YT <= '1'; wait for 10 ns;
    assert (ZT = '0') report "Failed -- 1,1" severity ERROR;
   report "Ending test bench for Inbibit" severity NOTE;
    wait; -- all done
  end process;
end InhibitTBc_arch;
```

report statement

assert statement

It is also possible to construct test benches that compare the outputs of two or more architectures for the same entity, for example, a "golden" behavioral architecture and a structural architectural that is thought by the designer to satisfy the behavioral requirements. With appropriate design of the test bench, a specified, a random, or an exhaustive set of inputs can be applied.

In complex test benches, VHDL's looping statements, procedures, and functions can come in handy. VHDL also provides formatted text and file input and output facilities. Thus, test vectors can be taken from a file, and output messages can be written to another file. These advanced test-benching facilities are beyond the scope of this book.

# 5.3.11 VHDL Features for Sequential Logic Design

A few additional language features are needed to describe sequential circuits; for reference purposes, we list them here:

- The *event attribute* can be attached to a signal name to create edge-triggered behavior in a process, giving us a way to simulate edge-triggered flip-flops (Section 7.12.1).
- Unlike ABEL, VHDL has no specific syntax for creating *state machines*, and in fact provides many ways to do so. However, it's important to use a consistent coding style for state machines, and we show and use such a style throughout Section 7.12.

# 5.3.12 Synthesis

As we mentioned at the beginning of this section, VHDL was originally invented as a logic circuit description and simulation language and was later adapted to synthesis. The language has many features and constructs that cannot be synthesized. However, the subset of the language and the style of programs that we've presented in this section are generally synthesizable by most tools.

Still, the code that you write can have a big effect on the quality of the synthesized circuits that you get. A few examples are listed below:

- "Serial" control structures like if-elsif-else can result in a corresponding serial chain of logic gates to test conditions. It's better to use a case or select statement if the conditions are mutually exclusive.
- Loops in processes are generally "unwound" to create multiple copies of combinational logic to execute the statements in the loop. If you want to use just one copy of the combinational logic in a sequence of steps, then you have to design a sequential circuit, as discussed in later chapters.
- When using conditional statements in a process, failing to state an outcome
  for some input combination will cause the synthesizer to create a "latch"
  to hold the old value of a signal that might otherwise change. Such latches
  are generally not intended.

In addition, some language features and constructs may just be unsynthesizable, depending on the tool. Naturally, you have to consult the documentation to find out what's disallowed, allowed, and recommended for a particular tool.

For the foreseeable future, digital designers who use synthesis tools will need to pay reasonably close attention to their coding style in order to obtain good results. And for the moment, the definition of "good coding style" depends somewhat on both the synthesis tool and the target technology. The examples in the rest of this book, while syntactically and semantically correct, hardly scratch the surface of coding methods for large HDL-based designs. The art and practice of large HDL-based hardware design is still very much evolving.

# 5.4 The Verilog Hardware Description Language

At about the same time that VHDL was being developed, a different hardware design language appeared on the scene. *Verilog HDL*, or simply *Verilog*, was introduced by Gateway Design Automation in 1984 as a proprietary hardware description and simulation language. The introduction of Verilog-based synthesis tools in 1988 by then-fledgling Synopsys and the 1989 acquisition of Gateway by Cadence Design Systems were important events that led to widespread use of the language.

Verilog synthesis tools

Verilog synthesis tools can create logic-circuit structures directly from Verilog behavioral descriptions, and target them to a selected technology for realization. Using Verilog, you can design, simulate, and synthesize anything from a simple combinational circuit to a complete microprocessor system on a chip.

## VERILOG AND VHDL

Today, VHDL and Verilog both enjoy widespread use and share the logic synthesis market roughly 50/50. Verilog has its syntactic roots in C and is in some respects an easier language to learn and use, while VHDL is more like Ada (a DoD-sponsored software programming language). Verilog initially had fewer features than VHDL to support large project development, but with new features added in 2002, it has pretty much caught up.

Comparing the pros and cons of starting out with one language versus the other, David Pellerin and Douglas Taylor probably put it best in their book, *VHDL Made Easy!* (Prentice Hall, 1997):

Both languages are easy to learn and hard to master. And once you have learned one of these languages, you will have no trouble transitioning to the other.

While writing this book, I found their advice to be generally true. But it is hard to go back and forth between the two on a daily or even weekly basis. So my advice is to learn one well and, only if necessary, tackle the other later.

All of the ABEL, VHDL, and Verilog examples in this chapter and throughout this book were compiled and in most cases simulated using one of the following HDL software packages: Xilinx ISE 6.x Student Edition (Xilinx, Inc., San Jose, CA 95124, www.xilinx.com), Aldec Active-HDL 6.x Student Edition (Aldec, Inc., Henderson, NV 89074, www.aldec.com), or Lattice ispLEVER 4.x (Lattice Semiconductor, Hillsboro, OR 97124, www.latticesemi.com).

All three packages have VHDL and Verilog compilers and a schematic editor; the Xilinx and Lattice packages support ABEL as well. The Aldec and Lattice packages include a simulator and waveform viewer for the supported HDLs, and the Xilinx package has synthesis tools for targeting Xilinx CPLDs and FPGAs, as well as for checking and tweaking the final fitted results. The Xilinx and/or Aldec packages are included in some editions of this book.

Source-code files for all the examples in this chapter and throughout this book are available at <u>DDPPonline</u>. Each filename corresponds to the example's module or entity name, and has the suffix .abl, .vhd, or .v for ABEL, VHDL, or Verilog, respectively.

# **Drill Problems**

- 5.1 Write an ABEL program for the combinational circuit in Figure 6-32.
- 5.2 Write a set of ABEL test vectors for prime-number detector in Table 5-7.
- 5.3 Write a structural VHDL program (entity and architecture) for the alarm circuit in Figure 4-19.
- 5.4 Repeat Drill 5.3, using the dataflow style of description.
- 5.5 Repeat Drill 5.3, using a process and a behavioral description style.
- 5.6 Write a structural VHDL program (entity and architecture) for the logic circuit in Figure 4-9.
- 5.7 Repeat Drill 5.13, using the dataflow style of description.
- 5.8 Repeat Drill 5.13, using an always block and a behavioral description style.
- 5.9 Write a VHDL test bench that instantiates the circuit from one of the previous three drills, and applies all eight possible input combinations to it, at 10 ns per step. Your test bench need not look at the output values. Instead, use the simulator to run the test bench and observe the circuit's output sequence, and compare with the values shown in Figure 4-10.
- 5.10 Write a structural VHDL program corresponding to the NAND-gate based logic circuit in Figure 6-17.
- 5.11 Which assignment operator should you use in Verilog always blocks intended to synthesize combinational logic, = or <=?
- 5.12 If multiple values are assigned to the same signal in a Verilog combinational always block, what is the signal's value when the always block completes execution: (a) the AND of all values assigned; (b) the OR of all values; (c) the last value assigned; or (d) it depends?
- 5.13 Write a structural Verilog module for the logic circuit in Figure 4-9.

- 5.14 Repeat Drill 5.13, using the dataflow style of description.
- 5.15 Repeat Drill 5.13, using an always block and a behavioral description style.
- 5.16 Write a Verilog test bench that instantiates the circuit from one the previous three drills, and applies all eight possible input combinations to it, at 10 ns per step. Your test bench need not look at the output values. Instead, use the simulator to run the test bench and observe the circuit's output sequence, and compare with the values shown in Figure 4-10.
- 5.17 Write a structural Verilog program corresponding to the NAND-gate based logic circuit in Figure 6-17.
- 5.18 Synthesize the VrSillyXOR Verilog module in Table 5-72, targeting your favorite PLD, CPLD, or FPGA. Determine whether the synthesizer is smart enough to realize the module using a single XOR gate.

# **Exercises**

- 5.19 Write an ABEL program for a combinational logic function with six input bits N5–N0 representing an integer between 0 and 63, and two outputs M3 and M5 that indicate whether the number is a multiple of 3 or 5, respectively. Compile the program and determine the number of product terms needed for each output.
- 5.20 After completing the preceding exercise, write a set of ABEL test vectors that checks the outputs of your circuit for all multiples of 7.
- 5.21 Starting with the ABEL program in Table 5-5, write equivalent, parenthesized logic equations for variables X4 through X10 in the program *without* using when statements. Run both your equations and the original when statements through an ABEL compiler and make sure they produce the same results.
- 5.22 Draw a circuit diagram corresponding to the minimal two-level sum-of-products equations for the alarm circuit, as given in Table 5-3. On each inverter, AND gate, and OR gate input and output, write a pair of numbers (t0, t1), where t0 is the test number from Table 5-12 that detects a stuck-at-0 fault on that line, and t1 is the test number that detects a stuck-at-1 fault.
- 5.23 Rewrite the VHDL prime-number-detector architecture of Table 5-50 using a while statement.
- 5.24 Write a VHDL program (entity and architecture) for a combinational logic function with six input bits N5–N0 representing an integer between 0 and 63, and two outputs M3 and M5 that indicate whether the integer is a multiple of 3 or 5, respectively. Target your design to an available PLD, CPD, or FPGA and determine how many resources are used by the realization.
- 5.25 After completing the preceding exercise, write a VHDL test bench that compares the outputs of your circuit for all possible input combinations against results computed by the simulator using its own arithmetic. The test bench should stop and display an error message if there is a mismatch. Test your test bench by putting a bug in your original VHDL program and running the test bench. Extra credit (in your own mind only) if you already had an unknown bug in the original program!

- 5.26 Write a VHDL test bench that applies all 16 possible input combinations to the VHDL prime entity of Table 5-30 and displays the output value for each input combination.
- 5.27 Write a VHDL test bench that applies all 16 possible input combinations to the VHDL prime entity of Table 5-30, compares each output value with the expected result, and prints an error message for any unexpected results.
- 5.28 Write a dataflow-style VHDL program (entity and architecture) corresponding to the full-adder circuit in Figure 6-83.
- 5.29 Instantiating multiple copies of the module that you designed in Exercise 5.28, write a structural VHDL program for a 4-bit ripple adder using the structure of Figure 6-84.
- 5.30 After doing Exercise 5.29, write a VHDL test bench that tests the adder for all possible pairs of 4-bit addends, and displays any incorrect results.
- 5.31 Using the entity that you defined in Exercise 5.28, write a structural VHDL program for a 16-bit ripple adder along the lines of Figure 6-84. Use a generate statement to create the 16 full adders and their signal connections.
- 5.32 After doing Exercise 5.31, write a VHDL test bench that tests the adder for a subset of the 2<sup>32</sup> possible pairs of 16-bit addends, and displays any incorrect results. Try to come up with a strategy for generating the input pairs that catches likely coding errors while using less than a million input combinations.
- 5.33 An experienced digital designer who reviewed the Verilog code in this book commented that the logical expression S[2] == 0 in Table 6-41 on page 432 could be written much more concisely (in only five characters). He was correct—what was his alternate formulation that yields the same result? Comment on the pros and cons of his formulation versus the original expression.
- 5.34 Write a Verilog module for a combinational logic function with six inputs N5–N0 representing an integer between 0 and 63, and two outputs M3 and M5 indicating whether the integer is a multiple of 3 or 5, respectively. Target your design to an available PLD, CPD, or FPGA and determine how many resources are used by the realization.
- 5.35 After completing the preceding exercise, write a Verilog test bench that compares the outputs of your circuit for all possible input combinations against results computed by the simulator using its own arithmetic. The test bench should stop and display the actual and computed outputs if there is a mismatch. Test your test bench by putting a bug in your original Verilog program and running the test bench. Extra credit (in your own mind only) if you already had an unknown bug in the original program!
- 5.36 Modify the Vrprimebv module in Table 5-91 to find 8-bit primes. Then use this module in a test bench to print all the primes between 0 and 255.
- 5.37 Write a dataflow-style Verilog module corresponding to the full-adder circuit in Figure 6-83.