

# 8-BIT SINGLE CHIP MICROCOMPUTER WITH FLASH EPROM LC86F8208A

## LC86F8208A

On-chip 8K-byte ROM, 136K-byte Flash EPROM and On-chip 256-byte RAM 8-bit Single Chip Microcomputer

#### Overview

The LC86F8208A microcomputers is 8-bit single chip microcomputer with the following on-chip functional blocks:

- CPU : Operable at a minimum bus cycle time of 0.75µs (microseconds)
- On-chip ROM capacity : 8K bytes for OS program (user not programmable)
- On-chip Flash EPROM: 8K bytes for program
  - : 128K bytes for data
- On-chip RAM capacity: 256 bytes
- 16-bit timer/counter (or two 8-bit timers)
- 8-bit synchronous serial-interface circuits
- 9-source 8-level vectored interrupt system

All of the above functions are fabricated on a single chip.

#### **Features**

(1) Flash Erasable and programmable Read Only Memory (Flash EPROM)

:  $8192 \times 8$  bits for program

 $131072 \times 8$  bits for data

(2) Read Only Memory (ROM) :  $8192 \times 8$  bits for OS program

(user not programmable)

(3) Random Access Memory (RAM) :  $256 \times 8$  bits (calculation area)

- ♦ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster / crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- ◆ Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - 1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - 2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- ♦ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This product incorporates technology licensed from Silicon Storage Technology Inc.

This catalog provides information as of June, 1997. Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor LSI Div. Microcomputer Development Dep. 1-1-1 Sakata, Oizumi-machi, Ora-gun, Gunma, JAPAN

### (4) Bus cycle time / Instruction cycle time :

Bus cycle time	Instruction cycle time	System clock oscillation	Oscillation frequency	Voltage
0.5µs	1.0µs	Ceramic (CF)	6MHz	3.3V - 4.0V
7.5µs	15µs	Internal RC	800kHz	3.3V - 4.0V

<sup>\*</sup>Bus cycle time means ROM read period.

#### (5) Ports:

• Input/output ports : 3 ports (20 terminals)

Input/output port programmable in a nibble : 1 port (4 terminals)
Input/output port programmable in a bit : 2 ports (16 terminals)

• Input port : 1 port (4 terminals)

(6) Serial-interface

• 8-bit serial-interface circuit

LSB first/MSB first function available

• Internal 8-bit baud-rate generator

(7) Timer

• Timer 0 (T0L, T0H)

16-bit timer/counter

2-bit prescaler + 8-bit programmable prescaler

Mode 0: Two 8-bit timers with programmable prescaler

Mode 1: 8-bit timer with programmable prescaler + 8-bit counter

Mode 2: 16-bit timer with programmable prescaler

Mode 3: 16-bit counter

(8) Remote-control receiver (using P73/INT3/T0IN terminal)

• Noise rejection available

• The interrupt polarity selectable

(9) Watchdog timer

• The watchdog timer is taken on RC outside (using P70/INT0 terminal)

• Watchdog timer operation selectable : interrupt system, system reset

(10) Interrupt system

• 9-source 8-level vectored interrupts :

- 1. External interrupt INT 0 (includes watchdog timer)
- 2. External interrupt INT1
- 3. External interrupt INT2, timer/counter T0L (timer 0 lower 8-bit)
- 4. External interrupt INT3,
- 5. Timer/counter T0H (timer 0 upper 8-bit)
- 6. Serial-interface SIO 0
- 7. Port 3
- Interrupt Priority control available

Microcomputer allows 3 levels of interrupt; low level, high level, and highest level of multiplex interrupt. It can specify a low level or a high level interrupt priority from INT2/T0L through port 3 (the above interrupt number from three through seven). It can also specify a low level or the highest level interrupt priority to INT0 and INT1.

#### (11) Flash EPROM

- Page-erase/page-write operation
- 128 bytes per page
- Program and read operation for data area

Parallel program/read

(PROM writer or software by using built-in OS-ROM)

• Program and read operation for program area

Parallel program/read

(PROM writer)

- Single +3.3 to +4.0 Volt programming and read operations
- High reliable CMOS technology

Page erase/program cycles : 10<sup>4</sup> program cycles per page 10-year data retention

- (12) Sub-routine stack levels
  - 128 levels (Max.): Stack area included in the RAM area
- (13) Multiplication and division

16-bit '8-bit (7 instruction cycle times)

16-bit / 8-bit (7 instruction cycle times)

- (14) 2 oscillation circuits
  - On-chip RC oscillation circuit using for the system clock
  - On-chip CF oscillation circuit using for the system clock
- (15) Standby function
  - HALT mode function

The HALT mode is used to reduce power dissipation. In this operation mode, program execution is stopped. This operation mode can be released by the interrupt request signals or setting to low level for the reset terminal ( $\overline{RES}$ ).

• HOLD mode function

The HOLD mode is used to freeze all the oscillations; RC (internal) and CF oscillations.

This mode can be released by the following operations:


- Reset terminal ( \overline{RES} ) set to Low level
- Set to assigned level to INT0/1 terminals
- Set to assigned level to Port 3
- (16) Factory shipment
  - OFP64
- (17) Development support tools

• Evaluation (EVA) chip : LC868099

• Emulator : EVA-86000 + ECB868200 (Evaluation chip board)


Ver.1.03 3/16

## **Pin Assignment**



NC: No connect.

## **System Block Diagram**



Ver.1.03 5/16

LC86F8208A Terminal description

LC86F8208A Terminal description								
Name	No.	I/O	Function description Input/Output specification					
VSS	8,29		Power terminal (-)					
VDD1	32,39		Power terminal (+) for CPU					
VDD2	25		Power terminal (+)					
PORT1	5-7	I/O	•8-bit input/output port •Output form :					
P10 to P17	9-13		•Input/output can be specified in a bit P10, P14 : N-ch open drain					
			•Another functions P11 to P14, P15 to P17 : CMOS					
			P10 SIO0 data output •Programmable pull-up resistor					
			P11 SIO0 data input, bus input/output provided.					
			P12 SIO0 clock input/output •Input form : Schmitt					
PORT3	50,49	I/O	•8-bit input/output port •Pull-up resistor : Provided					
P30 to P37	47		•Input/output in a bit  •Output form : CMOS					
	45-41		•Input for key interrupt •Input form : Schmitt					
PORT4	1	I/O	•4-bit input/output port •Pull-up resistor : Provided					
P40 to P43	64-62		•Input/output can be specified in 4 bits •Output form : CMOS					
			•Input form : Schmitt					
PORT7	37-35	I	•4-bit input port •Pull-up resistor : Provided					
P70 to P73	33		•Another functions •Input form : Schmitt					
			P70 INT0 input/HOLD release/N-ch Tr.					
			output for watchdog timer					
			P71 INT1 input/HOLD release					
			P72 INT2 input/timer 0 event input					
			P73 INT3 input with noise filter/timer 0					
			event input					
			•Interrupt received form, vector address					
			leading trailing Leading High Low Vector					
			& level Level					
			trailing					
			INTO enable enable disable enable o3H					
			INT1 enable enable disable enable enable 0BH					
			INT2 enable enable enable disable disable 13H					
			INT3 enable enable enable disable disable 1BH					
RES	2	I	Reset for CPU Input form : Schmitt					
XT1	28	I	Connect to VSS					
XT2	27	О	This terminal should be left unconnected					
CF1	30	I	Input for ceramic resonator oscillation					
CF2	31	О	Output for ceramic resonator oscillation					
RTRES	26	I	This terminal should be left unconnected					
A4	52	I	Address terminal at Flash EPROM operating mode					
A5	51							
A9	34							
A10	15							
A12	48							
A16	46							
WE	38	I	Control input terminal at Flash EPROM operating					
<del>OE</del>	16		mode					
CE	14							
EP	40							

<sup>\*</sup>All of port options can be specified in abit.

\*A state of port at initial

Name	I/O mode	A state of pull-up resistor specified at pull-up option
Port 7	Input	Fixed pull-up resistor exist
Port 1	Input	Programmable pull-up resistor OFF
Port 3		
Port 4	Input	Programmable pull-up resistor ON

\*Pin configurations at Flash EPROM operating mode

*Pin configurations a	at Flash EPRON	r operating mod
	Name	Function
Address Inputs	P40	A0
	P41	A1
	P42	A2
	P43	A3
	A4	A4
	A5	A5
	P30	A6
	P31	A7
	P72	A8
	A9	A9
	A10	A10
	P73	A11
	A12	A12
	P71	A13
	P70	A14
	P32	A15
	A16	A16
	P33	A17

	Name	Function
Data Inputs/Output	P10	DQ0
	P11	DQ1
	P12	DQ2
	P13	DQ3
	P14	DQ4
	P15	DQ5
	P16	DQ6
	P17	DQ7
Control inputs	WE	WE
	$\overline{\text{OE}}$	ŌĒ
	$\overline{\text{CE}}$	$\overline{\text{CE}}$
	EP	*1

<sup>\*1)</sup> Setting to Flash EPROM operating mode

Ver.1.03 7/16

# 1. Absolute maximum ratings / Ta=25°C, VSS =0V

Parai	meter	Symbol	Pins	Conditions		Limits			
					VDD[v]	min.	typ.	max.	unit
Supply v	voltage	VDDMAX	VDD1			-0.3		+7.0	V
			VDD2			-0.3		+7.0	
Input vo	ltage	VI(1)	•Ports 71, 72, 73			-0.3		VDD1+0.3	
			• RES ,FS/P,FSCLK						
			•START,FR/W,A4						
			•A5,A9,A10,A12						
			•A16,EP, $\overline{\text{CE}}$ , $\overline{\text{OE}}$						
			• WE						
		VI(2)	RTRES			-0.3		VDD2+0.3	
Output v	voltage	VO(1)	•TEST1,TEST2			-0.3		VDD1+0.3	
Input/ou	ıtput	VIO(1)	•Ports 1, 3, 4			-0.3		VDD1+0.3	
voltage			•Port 70						
	I = -		•TESTP0,FSI0						
High	Peak	IOPH(1)	•Ports 1, 3, 4	•CMOS output		-4			mA
level output	output current		•TESTP0,TEST1 •TEST2,FSI0	•At each pins					
current			ŕ						
current	Total	$\Sigma$ IOAH(1)	•Ports 1, 3, 4	Total all pins		-25			
	output		•TESTP0,TEST1						
	current		•TEST2,FSI0						
Low	Peak	IOPL(1)	•Ports 1, 3, 4	At each pins				20	
level	output		•TESTP0,TEST1						
output current	current		•TEST2,FSI0						
Current		IOPL(2)	Port 70	At each pins				15	
	Total	$\Sigma$ IOAL(1)	TESTP0	Total all pins				40	
	output	$\Sigma$ IOAL(2)	•Port 4	Total all pins				40	
	current	SIOAL (2)	•TEST1,TEST2	Tatal all mina			+	40	
		$\Sigma$ IOAL(3)	Port 1 Port 3, FSI0	Total all pins			+	40	
		$\Sigma$ IOAL(4)	Port 3, FS10 Port 70	Total all pins Total all pins			-	15	
Maximu		∑IOAL(5) Pdmax	QFP64	Ta=+5 to +50°C			-	420	mW
power	1111	rumax	QFF04	1 a=+3 t0 +30 °C				420	IIIW
dissipati	ion								
Operation		Topr				+5		+50	°C
tempera		· r				-			
range									
Storage		Tstg				-55		+125	
tempera	ture								
range							1		

# 2. Recommended operating range / Ta=+5°C to +50°C, VSS =0V

Parameter	Symbol	Pins	Conditions		Limits			
				VDD[V]	min.	typ.	max.	unit
Operating supply voltage	VDD(1)	VDD1	0.98μs ≤ tCYC ≤ 400μs		3.3		4.0	V
range	VDD(2)	VDD2			3.3		4.0	
Hold voltage	VHD	VDD1	RAMs and the registers hold voltage at HOLD mode.		2.0		4.0	
Input high voltage	VIH(1)	TESTP0 (Schmitt)	Output disable	3.3-4.0	0.4VDD +0.9		VDD	
	VIH(2)	•Ports 1, 4 •Ports 72, 73 (Schmitt)	Output disable	3.3-4.0	0.75VDD		VDD	
	VIH(3)	•Port 70 Port input/interrupt •Port 71 • RES (Schmitt)	Output N-channel Tr. OFF	3.3-4.0	0.75VDD		VDD	
	VIH(4)	Port 70 Watchdog timer	Output N-channel Tr. OFF	3.3-4.0	0.9VDD		VDD	
	VIH(5)	Port 3	Output disable	3.3-4.0	0.75VDD		VDD	
	VIH(6)	RTRES (Schmitt)		VDD2= 3.3-4.0	0.75VDD		VDD	
	VIH(7)	•FS/P,FSCLK •START,FR/W •FSI0		3.3-4.0	0.9VDD		VDD	
	VIH(8)	•A4,A5,A9,A10 •A12,A16,EP •CE, OE, WE		3.3-4.0	2.0		VDD	
Input low	VIL(1)	TESTP0 (Schmitt)	Output disable	33-4.0	VSS		0.2VDD	
voltage	VIL(1)	•Ports 1, 4 •Ports 72, 73 (Schmitt)	Output disable	3.3-4.0	VSS		0.25VDD	
	VIL(3)	•Port 70 Port input/interrupt •Port 71 • RES (Schmitt)	Output N-channel Tr. OFF	3.3-4.0	VSS		0.25VDD	
	VIL(4)	Port 70 Watchdog timer	Output N-channel Tr. OFF	3.3-4.0	VSS		0.8VDD -1.0	
	VIL(5)	Port 3	Output disable	3.3-4.0	VSS		0.25VDD	
	VIL(6)	RTRES (Schmitt)		VDD2= 3.3-4.0	VSS		0.25VDD	
	VIL(7)	•FS/P,FSCLK •START,FR/W •FSI0		3.3-4.0	VSS		0.1VDD	
	VIL(8)	•A4,A5,A9,A10 •A12,A16,EP •CE, OE, WE		3.3-4.0	VSS		0.8	
Operation cycle time	tCYC	TCE, OE, WE		3.3-4.0	0.98		400	μs
Oscillation frequency range	FmCF(1)	CF1, CF2	•6MHz (ceramic resonator oscillation) •Refer to figure 1	3.3-4.0	5.88	6	6.12	MHz
(Note 1)	FmRC		RC oscillation	3.3-4.0	0.4	0. 8	2.0	
Oscillation stabilizing time period (Note 1)	tmsCF(1)	CF1, CF2	•6MHz (ceramic resonator oscillation) •Refer to figure 2	3.3-4.0		0. 1	3.0	ms

(Note 1) The oscillation constant is shown on table 1 and table 2.

Ver.1.03 9/16

# 3. Electrical characteristics / Ta=+5°C to +50°C, VSS =0V

Parameter	Symbol	Pins	Conditions		Limits			
				VDD[V]	min.	typ.	max.	unit
Input high current	IIH(1)	•Ports 1, 3, 4 •TESTP0	•Output disable •Pull-up MOS Tr. OFF. VIN=VDD1 (including the off-leak current of the output Tr.)	3.3-4.0			1	μΑ
	IIH(2)	Port 7 without pull-up MOS Tr.	Output Nch Tr.OFF. VIN=VDD1 (including the off-leak current of the output Tr.)	3.3-4.0			1	
	IIH(3)	RES	VIN=VDD1	3.3-4.0			1	
	IIH(4)	•A4,A5,A9,A10 •A12,A16 •CE,OE,WE	VIN=VDD1	3.3-4.0			1	
Input low current	IIL(1)	•Ports 1, 3, 4 •TESTP0	•Output disable •Pull-up MOS Tr. OFF. VIN=VSS (including the off-leak current of the output Tr.)	3.3-4.0	-1			
	IIL(2)	Port 7 without pull-up MOS Tr.	Output Nch Tr.OFF. VIN=VSS (including the off-leak current of the output Tr.)	3.3-4.0	-1			
	IIL(3)	RES	VIN=VSS	3.3-4.0	-1			
	IIL(4)	•A4,A5,A9,A10 •A12,A16 •CE,OE,WE	VIN=VSS	3.3-4.0	-1			
Output high	VOH(1)	TESTP0	IOH=-1.0mA	3.3-4.0	VDD-0.4			V
voltage	VOH(2)	•CMOS output of ports 1, 3, 4 •TEST1,TEST2	IOH=-0.1mA	3.3-4.0	VDD-0.5			
	VOH(3)	FSI0	IOH=-0.1mA	3.3-4.0	VDD-0.5			
Output low voltage	VOL(1)	•Ports 1,3,4,TEST1 •TEST2,TESTP0	•IOL=1mA •The current of any measurement pin is not over 1mA	3.3-4.0			0.4	
	VOL(2)	Port 70	IOL=0.5mA	3.3-4.0			0.4	
	VOL(3)	FSI0	IOL=0.5mA	3.3-4.0			0.4	
Pull-up MOS Tr. resistor	Rpu(1)	•Ports 1, 3, 4 •Port 7,TESTP0	VOH=0.9VDD	3.3-4.0	25	60	120	kΩ
	Rpu(2)	FSCLK	VOH=0.9VDD	3.3-4.0	250	500	1000	1
	Rpu(3)	RTRES	VOH=0.9VDD VDD2=3.3 to 4.0V	3.3-4.0	100	200	400	
Pull-down MOS Tr. resistor	Rpd	•FSI0,FS/P •START •FR/W,EP	VOL=0.1VDD	3.3-4.0	250	500	1000	
			Continue		·	· <u></u>		

Continue.

Parameter	Symbol	Pins	Conditions		Limits			
				VDD[V]	min.	typ.	max.	unit
Hysteresis voltage	VHIS(1)	•Ports 1,3,4 •Port 7,TESTP0 • RES	Output disable	3.3-4.0		0.1VDD		V
	VHIS(2)	RTRES	VDD2=3.3 to 4.0V	3.3-4.0		0.1VDD		
Pin capacitance	СР	All pins	•f=1MHz •Unmeasurement terminals for the input are set to VSS level. •Ta=25°C	3.3-4.0		10		pF

# 4. Serial input/output characteristics / Ta=+5 $^{\circ}$ C to +50 $^{\circ}$ C, VSS =0V

		Parameter	Symbol	Pins	Conditions		Limits			
						VDD[V]	min.	typ.	max.	unit
	k	Cycle	tCKCY(1)	SCK0	Refer to figure 4.	3.3-4.0	2			tCYC
	Input clock	Low Level	tCKL(1)			3.3-4.0	1			
١.,	ut c	pulse width								
ock	Inp	High Level	tCKH(1)			3.3-4.0	1			
Serial clock		pulse width		agra	TT 11	2240				
eria	clock	Cycle	tCKCY(2)	SCK0	•Use pull-up	3.3-4.0	2			
Š	clc	Low Level	tCKL(2)		resistor (1k $\Omega$ ) when N-ch open	3.3-4.0		1/2		
	Output	pulse width	+CIZII(2)		drain output.	3.3-4.0		tCKCY 1/2		
	Out	High Level pulse width	tCKH(2)		•Refer to figure 4.	3.3-4.0		tCKCY		
	D		tICK	•SI0	•Data set-up to	3.3-4.0	0.4	tCKC1		μs
out	Da	nta set up time	tick	•SB0	SCK0	3.3-4.0	0.4			μι
iIi				~	•Data hold from					
Serial input	Ds	nta hold time	tCKI		SCK0	3.3-4.0	0.4			
Se	Di	ita noia time	teki		•Refer to figure 4.	3.3-4.0	0.4			
-	Oı	itput delay time	tCKO(1)	•SO0	•Data set up to	3.3-4.0			7/12tCYC	
		sing external	tCKO(1)	•SB0	SCK0	3.3-4.0			+1	
	,	ock)		~	•Use pull-up					
		,			resistor $(1k\Omega)$					
t					when N-ch open					
tpu					drain output.					
no					•Refer to figure 4.					
Serial output		itput delay time	tCKO(2)		•Data hold from	3.3-4.0			1/3tCYC +1	
Se		sing internal			SCK0				71	
	CIC	ock)			•Use pull-up resistor (1kΩ)					
					when N-ch open					
					drain output.					
					•Refer to figure 4.					
			1					·		

Ver.1.03 11/16

# 5. Pulse input conditions / Ta=+5°C to +50°C, VSS =0V

Parameter	Symbol	Pins	Conditions		Limits			
				VDD[V]	min.	typ.	max.	unit
High/low level	tPIH(1)	•INT0, INT1	•Interrupt acceptable	3.3-4.0	1			tCYC
pulse width	tPIL(1)	•INT2/T0IN	•Timer 0 countable					
		•Refer to figure 5						
	tPIH(2)	•INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>	3.3-4.0	2			
	tPIL(2)	(The noise rejection	•Timer 0 countable					
		clock is selected to						
		1/1.)						
		•Refer to figure 5						
	tPIH(3)	•INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>	3.3-4.0	32			
	tPIL(3)	(The noise rejection	•Timer 0 countable					
		clock is selected to						
		1/16.)						
		•Refer to figure 5						
	tPIH(4)	•INT3/T0IN	•Interrupt acceptable	3.3-4.0	128			
	tPIL(4)	(The noise rejection	•Timer 0 countable					
		clock is selected to						
		1/64.)						
		•Refer to figure 5						
	tPIL(5)	• RES	Reset acceptable	33-4.0	200			μs
		•Refer to figure 5						
	tPIL(6)	• RTRES	•Reset acceptable	3.3-4.0	200			
		•Refer to figure 5	•VDD2=3.3 to 4V					

## 6. Current dissipation characteristics / Ta=+5°C to +50°C, VSS =0V

Parameter	Symbol	Pins	Conditions		Limits			
				VDD[V]	min.	typ.	max.	unit
Current dissipation during basic operation (Note 4)	IDDOP(1)	VDD1	•FmCF=6MHz Ceramic resonator oscillation •OCR7=1 •System clock : 6MHz •Internal RC oscillation stops •Refer to figure 6	3.3-4.0		10	25	mA
	IDDOP(2)		•FmCF=0Hz (oscillation stops) resonator oscillation •System clock: internal RC oscillation •Refer to figure 6	3.3-4.0		2	5	
Current dissipation in HALT mode (Note 4)	IDDHALT(1)	VDD1	•HALT mode •FmCF=6MHz Ceramic resonator oscillation •OCR7=1 •System clock : 6MHz •Internal RC oscillation stops •Refer to figure 6	3.3-4.0		3	7	mA
	IDDHALT(2)		•HALT mode •FmCF=0Hz (oscillation stops) resonator oscillation •System clock: internal RC oscillation •Refer to figure 6	3.3-4.0		250	650	μΑ
Current dissipation in HOLD mode (Note 4)	IDDHOLD(1)	VDD1	•HOLD mode •Refer to figure 6	3.3-4.0		5	20	μΑ

(Note 4) The currents of the output transistors, pull-up transistors and pull-down transistors are ignored.

## 7. Power-up Timings

Parameter	Symbol	Typical	Units
Power-up to Read operation	tPU_READ	100	μs
Power-up to Write operation	tPU_WRITE	5	ms

Ver.1.03 13/16

<sup>\*</sup>OCR7 : Bit 7 of the oscillation control register.

Table 1. Ceramic resonator oscillation recommended constant (main clock)

Oscillation type	Maker	Oscillator	C1	C2
6MHz ceramic resonator	Murata	CSA6.00MG	33pF	33pF
oscillation		CST6.00MGW	-	
	Kyocera	KBR-6.0MSA	33pF	33pF

<sup>\*</sup> Both C1 and C2 must use K rank (±10%) and SL characteristics.

(Notes) •Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.

•If you use other oscillators herein, we provide no guarantee for the characteristics.




Figure 1 Ceramic oscillation circuit




Figure 2 Oscillation stable time





Figure 3 Reset circuit

Ver.1.03 15/16






Figure 4 Serial input / output test condition




Figure 5 Pulse input timing condition




Figure 6 Current dissipation measurement